aboutsummaryrefslogtreecommitdiff
path: root/accel/tcg/cputlb.c
AgeCommit message (Expand)AuthorFilesLines
2020-08-21meson: rename included C source files to .c.incPaolo Bonzini1-1/+1
2020-08-21trace: switch position of headers to what Meson requiresPaolo Bonzini1-1/+1
2020-07-24tcg: update comments for save_iotlb_data in cputlbAlex Bennée1-6/+5
2020-07-15cputlb: ensure we save the IOTLB data in case of resetAlex Bennée1-3/+35
2020-06-16cputlb: destroy CPUTLB with tlb_destroyEmilio G. Cota1-0/+15
2020-05-11accel/tcg: Add endian-specific cpu_{ld, st}* operationsRichard Henderson1-61/+175
2020-05-11accel/tcg: Add probe_access_flagsRichard Henderson1-77/+80
2020-01-21cputlb: Hoist timestamp outside of loops over tlbsRichard Henderson1-6/+8
2020-01-21cputlb: Initialize tlbs as flushedRichard Henderson1-2/+3
2020-01-21cputlb: Partially merge tlb_dyn_init into tlb_initRichard Henderson1-17/+16
2020-01-21cputlb: Split out tlb_mmu_flush_lockedRichard Henderson1-5/+10
2020-01-21cputlb: Hoist tlb portions in tlb_flush_one_mmuidx_lockedRichard Henderson1-9/+10
2020-01-21cputlb: Hoist tlb portions in tlb_mmu_resize_lockedRichard Henderson1-18/+17
2020-01-21cputlb: Pass CPUTLBDescFast to tlb_n_entries and sizeof_tlbRichard Henderson1-7/+8
2020-01-21cputlb: Make tlb_n_entries private to cputlb.cRichard Henderson1-0/+5
2020-01-21cputlb: Merge tlb_table_flush_by_mmuidx into tlb_flush_one_mmuidx_lockedRichard Henderson1-12/+7
2020-01-21cputlb: Handle NB_MMU_MODES > TARGET_PAGE_BITS_MINRichard Henderson1-35/+132
2020-01-15cputlb: Expand cpu_ldst_template.h in cputlb.cRichard Henderson1-1/+106
2020-01-15cputlb: Rename helper_ret_ld*_cmmu to cpu_ld*_codeRichard Henderson1-71/+23
2020-01-15cputlb: Move body of cpu_ldst_template.h out of lineRichard Henderson1-0/+116
2019-11-11Remove unassigned_access CPU hookPeter Maydell1-2/+0
2019-10-30Merge remote-tracking branch 'remotes/stsquad/tags/pull-tcg-plugins-281019-4'...Peter Maydell1-1/+59
2019-10-28cputlb: ensure _cmmu helper functions follow the naming standardAlex Bennée1-3/+21
2019-10-28plugins: implement helpers for resolving hwaddrAlex Bennée1-0/+42
2019-10-28atomic_template: add inline trace/plugin helpersEmilio G. Cota1-0/+2
2019-10-28cputlb: introduce get_page_addr_code_hostpEmilio G. Cota1-1/+13
2019-10-28trace: add mmu_index to mem_infoAlex Bennée1-0/+2
2019-10-28cputlb: Fix tlb_vaddr_to_hostRichard Henderson1-1/+1
2019-10-28cputlb: ensure _cmmu helper functions follow the naming standardAlex Bennée1-3/+21
2019-09-25cputlb: Pass retaddr to tb_invalidate_phys_page_fastRichard Henderson1-5/+1
2019-09-25cputlb: Remove cpu->mem_io_vaddrRichard Henderson1-2/+0
2019-09-25cputlb: Handle TLB_NOTDIRTY in probe_accessRichard Henderson1-9/+17
2019-09-25cputlb: Merge and move memory_notdirty_write_{prepare,complete}Richard Henderson1-34/+42
2019-09-25cputlb: Partially inline memory_region_section_get_iotlbRichard Henderson1-24/+42
2019-09-25cputlb: Move NOTDIRTY handling from I/O path to TLB pathRichard Henderson1-3/+23
2019-09-25cputlb: Move ROM handling from I/O path to TLB pathRichard Henderson1-15/+21
2019-09-25cputlb: Introduce TLB_BSWAPRichard Henderson1-29/+43
2019-09-25cputlb: Split out load/store_memopRichard Henderson1-52/+55
2019-09-25cputlb: Use qemu_build_not_reached in load/store_helpersRichard Henderson1-3/+2
2019-09-25cputlb: Disable __always_inline__ without optimizationRichard Henderson1-2/+2
2019-09-03tcg: Factor out probe_write() logic into probe_access()David Hildenbrand1-11/+32
2019-09-03tcg: Make probe_write() return a pointer to the host pageDavid Hildenbrand1-5/+16
2019-09-03tcg: Enforce single page access in probe_write()David Hildenbrand1-0/+2
2019-09-03tcg: Check for watchpoints in probe_write()David Hildenbrand1-2/+13
2019-09-03cputlb: Handle watchpoints via TLB_WATCHPOINTRichard Henderson1-10/+79
2019-09-03cputlb: Remove double-alignment in store_helperRichard Henderson1-2/+1
2019-09-03cputlb: Fix size operand for tlb_fill on unaligned storeRichard Henderson1-1/+4
2019-09-03cputlb: Fold TLB_RECHECK into TLB_INVALID_MASKRichard Henderson1-63/+23
2019-09-03cputlb: Byte swap memory transaction attributeTony Nguyen1-0/+12
2019-09-03memory: Single byte swap along the I/O pathTony Nguyen1-39/+3