aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2019-12-17ppc/pnv: Loop on the threads of the chip to find a matching NVTCédric Le Goater1-26/+35
2019-12-17ppc/pnv: Instantiate cores separatelyGreg Kurz2-19/+13
2019-12-17ppc/xive: Implement the XivePresenter interfaceCédric Le Goater3-44/+97
2019-12-17ppc/xive: Introduce a XivePresenter interfaceCédric Le Goater2-9/+49
2019-12-17ppc/pnv: Create BMC devices at machine initCédric Le Goater3-21/+34
2019-12-17ppc/pnv: Add HIOMAP commandsCédric Le Goater5-0/+122
2019-12-17ipmi: Add support to customize OEM functionsCédric Le Goater2-44/+48
2019-12-17ppc/xive: Check V bit in TM_PULL_POOL_CTXCédric Le Goater1-0/+5
2019-12-17ppc/xive: Introduce OS CAM line helpersCédric Le Goater1-3/+38
2019-12-17ppc/pnv: Quiesce some XIVE errorsCédric Le Goater1-1/+5
2019-12-17xive/kvm: Trigger interrupts from userspaceGreg Kurz1-14/+2
2019-12-17ppc/pnv: Remove pnv_xive_vst_size() routineCédric Le Goater1-69/+43
2019-12-17ppc/xive: Introduce helpers for the NVT idCédric Le Goater2-5/+21
2019-12-17ppc/xive: Record the IPB in the associated NVTCédric Le Goater2-2/+10
2019-12-17ppc/pnv: Add a LPC "ranges" propertyCédric Le Goater1-1/+13
2019-12-17spapr: Abort if XICS interrupt controller cannot be initializedGreg Kurz1-11/+2
2019-12-17xics: Link ICP_PROP_CPU property to ICPState::cs pointerGreg Kurz1-17/+4
2019-12-17xics: Link ICP_PROP_XICS property to ICPState::xics pointerGreg Kurz1-13/+9
2019-12-17xics: Link ICS_PROP_XICS property to ICSState::xics pointerGreg Kurz3-19/+6
2019-12-17ppc/pnv: Link "chip" property to PnvXive::chip pointerGreg Kurz2-12/+5
2019-12-17ppc/pnv: Link "chip" property to PnvCore::chip pointerGreg Kurz2-10/+4
2019-12-17ppc/pnv: Link "chip" property to PnvHomer::chip pointerGreg Kurz2-14/+14
2019-12-17ppc/pnv: Link "psi" property to PnvOCC::psi pointerGreg Kurz2-15/+13
2019-12-17ppc/pnv: Link "psi" property to PnvLpc::psi pointerGreg Kurz2-15/+12
2019-12-17xive: Link "xive" property to XiveEndSource::xrtr pointerGreg Kurz3-14/+7
2019-12-17xive: Link "xive" property to XiveSource::xive pointerGreg Kurz4-16/+8
2019-12-17xive: Link "cpu" property to XiveTCTX::cs pointerGreg Kurz1-13/+9
2019-12-17ppc/pnv: Drop "chip" link from POWER9 PSI objectGreg Kurz1-2/+0
2019-12-17ppc/pnv: Add a "/qemu" device tree nodeCédric Le Goater1-0/+3
2019-12-17ppc/pnv: Add a PNOR modelCédric Le Goater5-1/+180
2019-12-16Merge remote-tracking branch 'remotes/amarkovic/tags/mips-queue-dec-16-2019' ...Peter Maydell11-248/+300
2019-12-16Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20191216-...Peter Maydell45-347/+1266
2019-12-16MAINTAINERS: Add a file to MIPS sectionAleksandar Markovic1-0/+1
2019-12-16MAINTAINERS: Add three files to Malta sectionAleksandar Markovic1-0/+3
2019-12-16MAINTAINERS: Adjust maintainership for Malta boardAleksandar Markovic1-2/+3
2019-12-16MAINTAINERS: Adjust maintainership for Fulong 2E boardAleksandar Markovic1-1/+1
2019-12-16MAINTAINERS: Add a section on UI translationAleksandar Markovic1-0/+4
2019-12-16hw/mips: Deprecate the r4k machinePhilippe Mathieu-Daudé3-1/+7
2019-12-16mips: fulong 2e: Renovate coding styleFilip Bozuta2-38/+45
2019-12-16mips: r4000: Renovate coding styleFilip Bozuta1-21/+34
2019-12-16mips: mipssim: Renovate coding styleFilip Bozuta1-19/+23
2019-12-16mips: malta: Renovate coding styleFilip Bozuta2-87/+91
2019-12-16mips: jazz: Renovate coding styleFilip Bozuta3-79/+88
2019-12-16target/arm: ensure we use current exception state after SCR updateAlex Bennée4-4/+25
2019-12-16hw/arm/virt: Simplify by moving the gic in the machine statePhilippe Mathieu-Daudé2-55/+55
2019-12-16hw/arm/acpi: enable SHPC native hot plugHeyi Guo4-1/+6
2019-12-16hw/arm/acpi: simplify AML bit and/or statementHeyi Guo4-8/+8
2019-12-16hw/arm/sbsa-ref: Simplify by moving the gic in the machine statePhilippe Mathieu-Daudé1-44/+42
2019-12-16target/arm: Add support for DC CVAP & DC CVADP insBeata Michalska4-0/+69
2019-12-16migration: ram: Switch to ram block writebackBeata Michalska1-4/+1
generated by cgit v1.1 at 2024-11-02 23:50:43 +0000