index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2020-12-19
qobject: Use GString instead of QString to accumulate JSON
Markus Armbruster
3
-47
/
+58
2020-12-19
qobject: Make qobject_to_json_pretty() take a pretty argument
Markus Armbruster
6
-19
/
+13
2020-12-19
monitor: Use GString instead of QString for output buffer
Markus Armbruster
3
-14
/
+10
2020-12-19
hmp: Simplify how qmp_human_monitor_command() gets output
Markus Armbruster
1
-5
/
+1
2020-12-19
test-visitor-serialization: Clean up test_primitives()
Markus Armbruster
1
-7
/
+37
2020-12-19
test-visitor-serialization: Drop insufficient precision workaround
Markus Armbruster
1
-16
/
+2
2020-12-19
string-output-visitor: Fix to use sufficient precision
Markus Armbruster
2
-2
/
+2
2020-12-19
test-string-output-visitor: Cover "unround" number
Markus Armbruster
1
-2
/
+2
2020-12-19
qobject: Fix qnum_to_string() to use sufficient precision
Markus Armbruster
3
-27
/
+9
2020-12-19
tests/check-qnum: Cover qnum_to_string() for "unround" argument
Markus Armbruster
1
-0
/
+6
2020-12-19
tests/check-qjson: Replace redundant large_number()
Markus Armbruster
1
-44
/
+3
2020-12-19
tests/check-qjson: Cover number 2^63
Markus Armbruster
1
-2
/
+39
2020-12-19
tests/check-qjson: Examine QNum more thoroughly
Markus Armbruster
1
-3
/
+16
2020-12-19
tests/check-qjson: Don't skip funny QNumber to JSON conversions
Markus Armbruster
1
-30
/
+25
2020-12-19
qapi: Use QAPI_LIST_PREPEND() where possible
Eric Blake
32
-424
/
+161
2020-12-19
migration: Refactor migrate_cap_add
Eric Blake
1
-13
/
+9
2020-12-19
rocker: Revamp fp_port_get_info
Eric Blake
3
-15
/
+12
2020-12-18
Merge remote-tracking branch 'remotes/alistair/tags/pull-riscv-to-apply-20201...
Peter Maydell
20
-307
/
+434
2020-12-17
riscv/opentitan: Update the OpenTitan memory layout
Alistair Francis
2
-30
/
+74
2020-12-17
hw/riscv: Use the CPU to determine if 32-bit
Alistair Francis
5
-37
/
+29
2020-12-17
target/riscv: cpu: Set XLEN independently from target
Alistair Francis
1
-9
/
+16
2020-12-17
target/riscv: csr: Remove compile time XLEN checks
Alistair Francis
2
-88
/
+92
2020-12-17
target/riscv: cpu_helper: Remove compile time XLEN checks
Alistair Francis
1
-5
/
+7
2020-12-17
target/riscv: cpu: Remove compile time XLEN checks
Alistair Francis
1
-9
/
+10
2020-12-17
target/riscv: Specify the XLEN for CPUs
Alistair Francis
1
-10
/
+23
2020-12-17
target/riscv: Add a riscv_cpu_is_32bit() helper function
Alistair Francis
2
-0
/
+11
2020-12-17
target/riscv: fpu_helper: Match function defs in HELPER macros
Alistair Francis
2
-24
/
+8
2020-12-17
hw/riscv: sifive_u: Remove compile time XLEN checks
Alistair Francis
1
-25
/
+30
2020-12-17
hw/riscv: spike: Remove compile time XLEN checks
Alistair Francis
1
-21
/
+24
2020-12-17
hw/riscv: virt: Remove compile time XLEN checks
Alistair Francis
1
-15
/
+17
2020-12-17
hw/riscv: boot: Remove compile time XLEN checks
Alistair Francis
5
-31
/
+39
2020-12-17
riscv: virt: Remove target macro conditionals
Alistair Francis
2
-7
/
+1
2020-12-17
riscv: spike: Remove target macro conditionals
Alistair Francis
2
-7
/
+1
2020-12-17
target/riscv: Add a TYPE_RISCV_CPU_BASE CPU
Alistair Francis
1
-0
/
+6
2020-12-17
hw/riscv: Expand the is 32-bit check to support more CPUs
Alistair Francis
1
-1
/
+11
2020-12-17
intc/ibex_plic: Clear interrupts that occur during claim process
Alistair Francis
1
-3
/
+10
2020-12-17
target/riscv: Fix definition of MSTATUS_TW and MSTATUS_TSR
Alex Richardson
1
-2
/
+2
2020-12-17
target/riscv: Fix the bug of HLVX/HLV/HSV
Yifei Jiang
1
-1
/
+2
2020-12-17
hw/core/register.c: Don't use '#' flag of printf format
Xinhao Zhang
1
-8
/
+8
2020-12-17
hw/riscv: microchip_pfsoc: add QSPI NOR flash
Vitaly Wool
2
-0
/
+24
2020-12-17
hw/riscv: sifive_u: Add UART1 DT node in the generated DTB
Anup Patel
1
-0
/
+15
2020-12-17
Merge remote-tracking branch 'remotes/ehabkost-gl/tags/x86-next-pull-request'...
Peter Maydell
63
-766
/
+956
2020-12-16
cpu: Remove unnecessary noop methods
Eduardo Habkost
1
-13
/
+0
2020-12-16
tcg: Make CPUClass.debug_excp_handler optional
Eduardo Habkost
1
-1
/
+3
2020-12-16
tcg: make CPUClass.cpu_exec_* optional
Eduardo Habkost
1
-3
/
+8
2020-12-16
tcg: cpu_exec_{enter,exit} helpers
Eduardo Habkost
1
-5
/
+18
2020-12-16
i386: tcg: remove inline from cpu_load_eflags
Claudio Fontana
2
-13
/
+15
2020-12-16
i386: move TCG cpu class initialization to tcg/
Claudio Fontana
19
-148
/
+238
2020-12-16
x86/cpu: Add AVX512_FP16 cpu feature
Cathy Zhang
2
-1
/
+3
2020-12-16
i386: move hyperv_limits initialization to x86_cpu_realizefn()
Vitaly Kuznetsov
3
-1
/
+18
[next]