aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2021-10-07hw/dma: sifive_pdma: Fix Control.claim bit detectionBin Meng1-1/+1
2021-10-07hw/char/mchp_pfsoc_mmuart: QOM'ify PolarFire MMUARTPhilippe Mathieu-Daudé2-16/+93
2021-10-07hw/char/mchp_pfsoc_mmuart: Use a MemoryRegion containerPhilippe Mathieu-Daudé2-3/+9
2021-10-07hw/char/mchp_pfsoc_mmuart: Simplify MCHP_PFSOC_MMUART_REG definitionPhilippe Mathieu-Daudé2-8/+10
2021-10-07hw/char: sifive_uart: Register device in 'input' categoryBin Meng1-0/+1
2021-10-07hw/char: shakti_uart: Register device in 'input' categoryBin Meng1-0/+1
2021-10-07hw/char: ibex_uart: Register device in 'input' categoryBin Meng1-0/+1
2021-10-07target/riscv: Set mstatus_hs.[SD|FS] bits if Clean and V=1 in mark_fs_dirty()Frank Chang2-13/+21
2021-10-07disas/riscv: Add Zb[abcs] instructionsPhilipp Tomsich1-3/+154
2021-10-07target/riscv: Remove RVB (replaced by Zb[abcs])Philipp Tomsich3-33/+0
2021-10-07target/riscv: Add zext.h instructions to Zbb, removing pack/packu/packhPhilipp Tomsich2-77/+21
2021-10-07target/riscv: Add rev8 instruction, removing grev/greviPhilipp Tomsich4-79/+15
2021-10-07target/riscv: Add a REQUIRE_32BIT macroPhilipp Tomsich1-0/+6
2021-10-07target/riscv: Add orc.b instruction for Zbb, removing gorc/gorciPhilipp Tomsich4-55/+18
2021-10-07target/riscv: Reassign instructions to the Zbb-extensionPhilipp Tomsich2-41/+50
2021-10-07target/riscv: Add instructions of the Zbc-extensionPhilipp Tomsich4-1/+65
2021-10-07target/riscv: Reassign instructions to the Zbs-extensionPhilipp Tomsich2-18/+24
2021-10-07target/riscv: Remove shift-one instructions (proposed Zbo in pre-0.93 draft-B)Philipp Tomsich2-78/+0
2021-10-07target/riscv: Remove the W-form instructions from ZbsPhilipp Tomsich2-63/+0
2021-10-07target/riscv: Reassign instructions to the Zba-extensionPhilipp Tomsich2-13/+23
2021-10-07target/riscv: Add x-zba, x-zbb, x-zbc and x-zbs propertiesPhilipp Tomsich2-0/+8
2021-10-07target/riscv: clwz must ignore high bits (use shift-left & changed logic)Philipp Tomsich1-3/+5
2021-10-07target/riscv: fix clzw implementation to operate on arg1Philipp Tomsich1-1/+1
2021-10-07target/riscv: Introduce temporary in gen_add_uw()Philipp Tomsich1-2/+4
2021-10-06Merge remote-tracking branch 'remotes/quic/tags/pull-hex-20211006' into stagingRichard Henderson9-58/+185
2021-10-06Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20211006' into stagingRichard Henderson44-610/+1445
2021-10-06target/hexagon: Use tcg_constant_*Philippe Mathieu-Daudé5-53/+25
2021-10-06target/hexagon: Remove unused TCG temporary from predicated loadsPhilippe Mathieu-Daudé1-2/+0
2021-10-06Hexagon (target/hexagon) probe the stores in a packet at start of commitTaylor Simpson5-3/+160
2021-10-06Merge remote-tracking branch 'remotes/kwolf/tags/for-upstream' into stagingRichard Henderson19-96/+164
2021-10-06iotests: Update for pylint 2.11.1John Snow2-4/+9
2021-10-06iotests/migrate-bitmaps-test: delintJohn Snow1-22/+28
2021-10-06iotests/mirror-top-perms: Adjust importsJohn Snow1-3/+4
2021-10-06iotests/linters: check mypy files all at onceJohn Snow1-25/+21
2021-10-06iotests: add 'qemu' package location to PYTHONPATH in testenvJohn Snow6-23/+14
2021-10-06block: introduce max_hw_iov for use in scsi-genericPaolo Bonzini6-2/+17
2021-10-06iotests/image-fleecing: declare requirement of copy-before-writeVladimir Sementsov-Ogievskiy1-0/+1
2021-10-06block: bdrv_insert_node(): don't use bdrv_open()Vladimir Sementsov-Ogievskiy1-6/+28
2021-10-06block: bdrv_insert_node(): doc and styleVladimir Sementsov-Ogievskiy1-2/+11
2021-10-06block: bdrv_insert_node(): fix and improve error handlingVladimir Sementsov-Ogievskiy1-4/+5
2021-10-06block: implement bdrv_new_open_driver_opts()Vladimir Sementsov-Ogievskiy2-4/+25
2021-10-06qemu-storage-daemon: Only display FUSE help when FUSE is built-inPhilippe Mathieu-Daudé1-0/+2
2021-10-06include/block.h: remove outdated commentEmanuele Giuseppe Esposito1-3/+1
2021-10-05tcg/s390x: Implement TCG_TARGET_HAS_cmpsel_vecRichard Henderson1-1/+23
2021-10-05tcg/s390x: Implement TCG_TARGET_HAS_bitsel_vecRichard Henderson3-1/+22
2021-10-05tcg/s390x: Implement TCG_TARGET_HAS_sat_vecRichard Henderson2-0/+66
2021-10-05tcg/s390x: Implement TCG_TARGET_HAS_minmax_vecRichard Henderson2-1/+26
2021-10-05tcg/s390x: Implement vector shift operationsRichard Henderson3-7/+99
2021-10-05tcg/s390x: Implement TCG_TARGET_HAS_mul_vecRichard Henderson2-1/+8
2021-10-05tcg/s390x: Implement andc, orc, abs, neg, not vector operationsRichard Henderson3-5/+39