aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2020-11-03contrib/vhost-user-blk: fix get_config() information leakStefan Hajnoczi1-0/+2
2020-11-03block/export: fix vhost-user-blk get_config() information leakStefan Hajnoczi1-0/+3
2020-11-03block/export: make vhost-user-blk config space little-endianStefan Hajnoczi1-13/+12
2020-11-03configure: introduce --enable-vhost-user-blk-serverStefan Hajnoczi4-4/+19
2020-11-03libvhost-user: follow QEMU comment styleStefan Hajnoczi1-5/+10
2020-11-03vhost-blk: set features before setting inflight featureJin Yu3-0/+27
2020-11-03Revert "vhost-blk: set features before setting inflight feature"Stefan Hajnoczi3-25/+0
2020-11-03net: Add vhost-vdpa in show_netdevs()Cindy Lu1-0/+3
2020-11-03vhost-vdpa: Add qemu_close in vhost_vdpa_cleanupCindy Lu1-0/+4
2020-11-03vfio: Don't issue full 2^64 unmapJean-Philippe Brucker1-0/+11
2020-11-03Update version for v5.2.0-rc0 releasev5.2.0-rc0Peter Maydell1-1/+1
2020-11-03semihosting: fix order of initialization functionsPaolo Bonzini1-3/+1
2020-11-03fuzz: fuzz offsets within pio/mmio regionsAlexander Bulekov1-0/+5
2020-11-03fuzz: check the MR in the DMA callbackAlexander Bulekov1-1/+1
2020-11-03fuzz: fix writing DMA patternsAlexander Bulekov1-20/+17
2020-11-03Merge remote-tracking branch 'remotes/alistair/tags/pull-riscv-to-apply-20201...Peter Maydell27-127/+1180
2020-11-03Merge remote-tracking branch 'remotes/kevin/tags/for-upstream' into stagingPeter Maydell5-11/+25
2020-11-03target/mips: Add unaligned access support for MIPS64R6 and Loongson-3Huacai Chen1-2/+2
2020-11-03target/mips: Fix Lesser GPL version numberChetan Pant11-11/+11
2020-11-03hw/intc/loongson: Fix incorrect 'core' calculation in liointc_read/writeAlexChen1-2/+2
2020-11-03hw/mips/boston: Fix Lesser GPL version numberChetan Pant4-4/+4
2020-11-03hw/mips: Fix Lesser GPL version numberChetan Pant6-6/+6
2020-11-03hw/mips: Remove the 'r4k' machinePhilippe Mathieu-Daudé8-348/+7
2020-11-03block/vvfat: Fix bad printf format specifiersAlexChen1-5/+7
2020-11-03iotests: Use Python 3 style super()Kevin Wolf1-4/+4
2020-11-03iotests: Disable unsubscriptable-object in pylintKevin Wolf1-0/+2
2020-11-03iotests.py: Fix type check errors in wait_migration()Kevin Wolf1-0/+4
2020-11-03qemu-img convert: Free @sn_opts in all error casesTuguoyi1-1/+1
2020-11-03qmp: fix aio_poll() assertion failure on WindowsVolker Rümelin1-1/+7
2020-11-03target/riscv/csr.c : add space before the open parenthesis '('Xinhao Zhang1-1/+1
2020-11-03hw/riscv: microchip_pfsoc: Hook the I2C1 controllerBin Meng2-0/+7
2020-11-03hw/riscv: microchip_pfsoc: Correct DDR memory mapBin Meng2-7/+48
2020-11-03hw/riscv: microchip_pfsoc: Map the reserved memory at address 0Bin Meng2-1/+11
2020-11-03hw/riscv: microchip_pfsoc: Connect the SYSREG moduleBin Meng3-3/+9
2020-11-03hw/misc: Add Microchip PolarFire SoC SYSREG module supportBin Meng5-0/+144
2020-11-03hw/riscv: microchip_pfsoc: Connect the IOSCB moduleBin Meng3-6/+12
2020-11-03hw/misc: Add Microchip PolarFire SoC IOSCB module supportBin Meng5-0/+298
2020-11-03hw/riscv: microchip_pfsoc: Connect DDR memory controller modulesBin Meng3-0/+24
2020-11-03hw/misc: Add Microchip PolarFire SoC DDR Memory Controller supportBin Meng5-0/+278
2020-11-03hw/riscv: microchip_pfsoc: Document where to look at the SoC memory mapsBin Meng1-0/+18
2020-11-03target/riscv: Add sifive_plic vmstateYifei Jiang2-1/+26
2020-11-03target/riscv: Add V extension state descriptionYifei Jiang1-0/+25
2020-11-03target/riscv: Add H extension state descriptionYifei Jiang1-0/+47
2020-11-03target/riscv: Add PMP state descriptionYifei Jiang3-11/+70
2020-11-03target/riscv: Add basic vmstate description of CPUYifei Jiang4-8/+81
2020-11-03target/riscv: Merge m/vsstatus and m/vsstatush into one uint64_t unitYifei Jiang6-74/+41
2020-11-03hw/riscv: virt: Allow passing custom DTBAnup Patel1-7/+20
2020-11-03hw/riscv: sifive_u: Allow passing custom DTBAnup Patel1-8/+20
2020-11-03tests/qtest: Fix potential NULL pointer dereference in qos_build_main_args()AlexChen1-1/+2
2020-11-03configure: fix gio_libs referenceBruce Rogers1-1/+1
generated by cgit v1.1 at 2024-11-03 00:34:27 +0000