index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2022-01-21
target/riscv: rvv-1.0: Add Zve32f support for scalar fp insns
Frank Chang
1
-0
/
+21
2022-01-21
target/riscv: rvv-1.0: Add Zve32f support for configuration insns
Frank Chang
1
-2
/
+2
2022-01-21
target/riscv: rvv-1.0: Add Zve32f extension into RISC-V
Frank Chang
5
-4
/
+7
2022-01-21
target/riscv: rvv-1.0: Allow Zve64f extension to be turned on
Frank Chang
1
-0
/
+1
2022-01-21
target/riscv: rvv-1.0: Add Zve64f support for narrowing type-convert insns
Frank Chang
1
-3
/
+6
2022-01-21
target/riscv: rvv-1.0: Add Zve64f support for widening type-convert insns
Frank Chang
1
-7
/
+25
2022-01-21
target/riscv: rvv-1.0: Add Zve64f support for single-width fp reduction insns
Frank Chang
1
-1
/
+2
2022-01-21
target/riscv: rvv-1.0: Add Zve64f support for scalar fp insns
Frank Chang
1
-10
/
+31
2022-01-21
target/riscv: rvv-1.0: Add Zve64f support for vsmul.vv and vsmul.vx insns
Frank Chang
1
-2
/
+25
2022-01-21
target/riscv: rvv-1.0: Add Zve64f support for vmulh variant insns
Frank Chang
1
-6
/
+33
2022-01-21
target/riscv: rvv-1.0: Add Zve64f support for load and store insns
Frank Chang
1
-4
/
+15
2022-01-21
target/riscv: rvv-1.0: Add Zve64f support for configuration insns
Frank Chang
1
-2
/
+4
2022-01-21
target/riscv: rvv-1.0: Add Zve64f extension into RISC-V
Frank Chang
5
-2
/
+16
2022-01-21
softmmu/device_tree: Remove redundant pointer assignment
Yanan Wang
1
-5
/
+4
2022-01-21
softmmu/device_tree: Silence compiler warning with --enable-sanitizers
Thomas Huth
1
-2
/
+2
2022-01-21
target/riscv: enable riscv kvm accel
Yifei Jiang
1
-0
/
+2
2022-01-21
target/riscv: Support virtual time context synchronization
Yifei Jiang
1
-0
/
+30
2022-01-21
target/riscv: Implement virtual time adjusting with vm state changing
Yifei Jiang
1
-0
/
+15
2022-01-21
target/riscv: Add kvm_riscv_get/put_regs_timer
Yifei Jiang
2
-0
/
+79
2022-01-21
target/riscv: Add host cpu type
Yifei Jiang
2
-0
/
+16
2022-01-21
target/riscv: Handle KVM_EXIT_RISCV_SBI exit
Yifei Jiang
2
-1
/
+113
2022-01-21
target/riscv: Support setting external interrupt by KVM
Yifei Jiang
4
-1
/
+28
2022-01-21
target/riscv: Support start kernel directly by KVM
Yifei Jiang
10
-32
/
+164
2022-01-21
target/riscv: Implement kvm_arch_put_registers
Yifei Jiang
1
-1
/
+103
2022-01-21
target/riscv: Implement kvm_arch_get_registers
Yifei Jiang
1
-1
/
+111
2022-01-21
target/riscv: Implement function kvm_arch_init_vcpu
Yifei Jiang
1
-1
/
+33
2022-01-21
target/riscv: Add target/riscv/kvm.c to place the public kvm interface
Yifei Jiang
2
-0
/
+134
2022-01-21
update-linux-headers: Add asm-riscv/kvm.h
Yifei Jiang
1
-0
/
+128
2022-01-21
hw: timer: ibex_timer: update/add reg address
Wilfred Mallawa
1
-1
/
+10
2022-01-21
riscv: opentitan: fixup plic stride len
Wilfred Mallawa
1
-1
/
+1
2022-01-21
hw: timer: ibex_timer: Fixup reading w/o register
Wilfred Mallawa
2
-10
/
+5
2022-01-20
Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20220120-...
Peter Maydell
31
-763
/
+1457
2022-01-20
hw/intc/arm_gicv3: Check for !MEMTX_OK instead of MEMTX_ERROR
Philippe Mathieu-Daudé
1
-2
/
+2
2022-01-20
hw/intc/arm_gicv3_its: Range-check ICID before indexing into collection table
Peter Maydell
1
-0
/
+7
2022-01-20
hw/intc/arm_gicv3_its: Check indexes before use, not after
Peter Maydell
1
-17
/
+25
2022-01-20
hw/intc/arm_gicv3_its: Factor out "find address of table entry" code
Peter Maydell
1
-138
/
+66
2022-01-20
hw/intc/arm_gicv3_its: Fix return codes in process_mapd()
Peter Maydell
1
-6
/
+4
2022-01-20
hw/intc/arm_gicv3_its: Fix return codes in process_mapc()
Peter Maydell
1
-5
/
+3
2022-01-20
hw/intc/arm_gicv3_its: Fix return codes in process_mapti()
Peter Maydell
1
-15
/
+13
2022-01-20
hw/intc/arm_gicv3_its: Refactor process_its_cmd() to reduce nesting
Peter Maydell
1
-50
/
+47
2022-01-20
hw/intc/arm_gicv3_its: Fix return codes in process_its_cmd()
Peter Maydell
1
-11
/
+11
2022-01-20
hw/intc/arm_gicv3_its: Use enum for return value of process_* functions
Peter Maydell
1
-21
/
+38
2022-01-20
hw/intc/arm_gicv3_its: Don't use data if reading command failed
Peter Maydell
1
-1
/
+6
2022-01-20
hw/intc/arm_gicv3_its: Fix handling of process_its_cmd() return value
Peter Maydell
1
-2
/
+2
2022-01-20
hw/intc/arm_gicv3_its: Convert int ID check to num_intids convention
Peter Maydell
1
-3
/
+3
2022-01-20
hw/intc/arm_gicv3_its: Fix event ID bounds checks
Peter Maydell
1
-8
/
+10
2022-01-20
hw/arm/aspeed: Add the i3c device to the AST2600 SoC
Troy Lee
2
-0
/
+19
2022-01-20
hw/misc/aspeed_i3c.c: Introduce a dummy AST2600 I3C model.
Troy Lee
4
-0
/
+439
2022-01-20
hw/arm: kudo add lm75s behind bus 1 switch at 75
Patrick Venture
1
-1
/
+9
2022-01-20
hw/arm/virt: Drop superfluous checks against highmem
Marc Zyngier
2
-6
/
+1
[prev]
[next]