aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2021-01-15sdlaudio: fill remaining sample buffer with silenceVolker Rümelin1-1/+2
2021-01-15sdlaudio: always clear the sample bufferVolker Rümelin1-17/+16
2021-01-15sdlaudio: don't start playback in init routineVolker Rümelin1-1/+0
2021-01-15sdlaudio: add -audiodev sdl,out.buffer-count optionVolker Rümelin6-7/+52
2021-01-15audio: fix bit-rotted codeVolker Rümelin2-2/+2
2021-01-15sdlaudio: remove leftover SDL1.2 codeVolker Rümelin1-17/+13
2021-01-15vnc: add support for extended desktop resizeGerd Hoffmann2-1/+65
2021-01-15vnc: move initialization to framebuffer_update_requestGerd Hoffmann1-7/+4
2021-01-15vnc: move check into vnc_cursor_defineGerd Hoffmann1-6/+6
2021-01-15vnc: Fix a memleak in vnc_display_connect()Alex Chen1-0/+1
2021-01-15ui: add support for remote power control to VNC serverDaniel P. Berrangé3-0/+76
2021-01-15vnc: fix unfinalized tlscreds for VncDisplayZihao Chang1-1/+1
2021-01-15ui/gtk: update monitor interval on egl displaysNikola Pavlica1-0/+3
2021-01-15ui/gtk: expose gd_monitor_update_intervalNikola Pavlica2-1/+2
2021-01-15ui/gtk: limit virtual console max update intervalVolker Rümelin1-11/+11
2021-01-15ui/gtk: rename variable window to widgetVolker Rümelin1-3/+3
2021-01-15ui/gtk: don't try to redefine SI prefixesVolker Rümelin2-3/+2
2021-01-159pfs: Fully restart unreclaim loop (CVE-2021-20181)Greg Kurz1-3/+3
2021-01-14docs/system: Remove deprecated 'fulong2e' machine aliasPhilippe Mathieu-Daudé3-6/+5
2021-01-14target/mips: Remove vendor specific CPU definitionsPhilippe Mathieu-Daudé2-10/+7
2021-01-14target/mips: Remove CPU_NANOMIPS32 definitionPhilippe Mathieu-Daudé2-5/+2
2021-01-14target/mips: Remove CPU_R5900 definitionPhilippe Mathieu-Daudé1-1/+0
2021-01-14target/mips: Convert Rel6 LL/SC opcodes to decodetreePhilippe Mathieu-Daudé2-2/+2
2021-01-14target/mips: Convert Rel6 LLD/SCD opcodes to decodetreePhilippe Mathieu-Daudé2-2/+3
2021-01-14target/mips: Convert Rel6 LDL/LDR/SDL/SDR opcodes to decodetreePhilippe Mathieu-Daudé2-4/+8
2021-01-14target/mips: Convert Rel6 LWLE/LWRE/SWLE/SWRE opcodes to decodetreePhilippe Mathieu-Daudé2-4/+5
2021-01-14target/mips: Convert Rel6 LWL/LWR/SWL/SWR opcodes to decodetreePhilippe Mathieu-Daudé2-4/+6
2021-01-14target/mips: Convert Rel6 CACHE/PREF opcodes to decodetreePhilippe Mathieu-Daudé2-2/+3
2021-01-14target/mips: Convert Rel6 COP1X opcode to decodetreePhilippe Mathieu-Daudé2-1/+2
2021-01-14target/mips: Convert Rel6 Special2 opcode to decodetreePhilippe Mathieu-Daudé3-2/+9
2021-01-14target/mips: Remove now unreachable LSA/DLSA opcodes codePhilippe Mathieu-Daudé1-23/+5
2021-01-14target/mips: Introduce decodetree helpers for Release6 LSA/DLSA opcodesPhilippe Mathieu-Daudé6-0/+80
2021-01-14target/mips: Introduce decodetree helpers for MSA LSA/DLSA opcodesPhilippe Mathieu-Daudé4-0/+37
2021-01-14target/mips: Extract LSA/DLSA translation generatorsPhilippe Mathieu-Daudé4-32/+71
2021-01-14target/mips: Use decode_ase_msa() generated from decodetreePhilippe Mathieu-Daudé3-62/+11
2021-01-14target/mips: Introduce decode tree bindings for MSA ASEPhilippe Mathieu-Daudé4-0/+68
2021-01-14target/mips: Pass TCGCond argument to MSA gen_check_zero_element()Philippe Mathieu-Daudé1-6/+4
2021-01-14target/mips: Extract MSA translation routinesPhilippe Mathieu-Daudé3-2249/+2266
2021-01-14target/mips: Declare gen_msa/_branch() in 'translate.h'Philippe Mathieu-Daudé2-2/+4
2021-01-14target/mips: Extract MSA helper definitionsPhilippe Mathieu-Daudé2-434/+445
2021-01-14target/mips: Extract MSA helpers from op_helper.cPhilippe Mathieu-Daudé2-394/+393
2021-01-14target/mips: Move msa_reset() to msa_helper.cPhilippe Mathieu-Daudé4-36/+39
2021-01-14target/mips: Explode gen_msa_branch() as gen_msa_BxZ_V/BxZ()Philippe Mathieu-Daudé1-21/+48
2021-01-14target/mips: Remove CPUMIPSState* argument from gen_msa*() methodsPhilippe Mathieu-Daudé1-29/+28
2021-01-14target/mips: Extract msa_translate_init() from mips_tcg_init()Philippe Mathieu-Daudé2-13/+21
2021-01-14target/mips: Alias MSA vector registers on FPU scalar registersPhilippe Mathieu-Daudé1-5/+9
2021-01-14target/mips: Remove now unused ASE_MSA definitionPhilippe Mathieu-Daudé2-5/+4
2021-01-14target/mips: Simplify MSA TCG logicPhilippe Mathieu-Daudé1-12/+11
2021-01-14target/mips: Use CP0_Config3 to set MIPS_HFLAG_MSAPhilippe Mathieu-Daudé1-1/+1
2021-01-14target/mips: Simplify msa_reset()Philippe Mathieu-Daudé2-4/+5