aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2023-05-05target/riscv: remove cpu->cfg.ext_sDaniel Henrique Barboza2-7/+5
2023-05-05target/riscv: remove cpu->cfg.ext_mDaniel Henrique Barboza2-6/+5
2023-05-05target/riscv: remove cpu->cfg.ext_eDaniel Henrique Barboza3-7/+6
2023-05-05target/riscv: remove cpu->cfg.ext_iDaniel Henrique Barboza2-9/+7
2023-05-05target/riscv: remove cpu->cfg.ext_fDaniel Henrique Barboza2-14/+13
2023-05-05target/riscv: remove cpu->cfg.ext_dDaniel Henrique Barboza2-10/+8
2023-05-05target/riscv: remove cpu->cfg.ext_cDaniel Henrique Barboza2-6/+4
2023-05-05target/riscv: remove cpu->cfg.ext_aDaniel Henrique Barboza2-9/+8
2023-05-05target/riscv: introduce riscv_cpu_add_misa_properties()Daniel Henrique Barboza1-0/+65
2023-05-05target/riscv/cpu.c: remove 'multi_letter' from isa_ext_dataDaniel Henrique Barboza1-67/+65
2023-05-05target/riscv: remove MISA properties from isa_edata_arr[]Daniel Henrique Barboza1-2/+17
2023-05-05target/riscv: sync env->misa_ext* with cpu->cfg in realize()Daniel Henrique Barboza1-38/+56
2023-05-05hw/riscv: Add signature dump function for spike to run ACT testsWeiwei Li3-1/+59
2023-05-05target/riscv: Fix lines with over 80 charactersWeiwei Li9-56/+91
2023-05-05target/riscv: Fix format for commentsWeiwei Li11-104/+151
2023-05-05target/riscv: Fix format for indentationWeiwei Li12-241/+247
2023-05-05target/riscv: Remove riscv_cpu_virt_enabled()Weiwei Li8-70/+64
2023-05-05target/riscv: Set opcode to env->bins for illegal/virtual instruction faultWeiwei Li1-0/+2
2023-05-05target/riscv: Fix addr type for get_physical_addressWeiwei Li1-2/+2
2023-05-05target/riscv: Remove redundant parenthesesWeiwei Li1-1/+1
2023-05-05target/riscv: Convert env->virt to a bool env->virt_enabledLIU Zhiwei5-12/+9
2023-05-05target/riscv: Remove check on RVH for riscv_cpu_set_virt_enabledWeiwei Li1-4/+1
2023-05-05target/riscv: Remove check on RVH for riscv_cpu_virt_enabledWeiwei Li1-4/+0
2023-05-05target/riscv: Remove redundant check on RVHWeiwei Li1-2/+1
2023-05-05target/riscv: Remove redundant call to riscv_cpu_virt_enabledWeiwei Li1-3/+1
2023-05-05target/riscv: Fix itrigger when icount is usedLIU Zhiwei1-0/+6
2023-05-05target/riscv: Add support for ZceWeiwei Li2-0/+13
2023-05-05disas/riscv.c: add disasm support for Zc*Weiwei Li1-1/+227
2023-05-05target/riscv: expose properties for Zc* extensionWeiwei Li1-0/+14
2023-05-05target/riscv: add support for Zcmt extensionWeiwei Li9-5/+157
2023-05-05target/riscv: add support for Zcmp extensionWeiwei Li3-1/+209
2023-05-05target/riscv: add support for Zcb extensionWeiwei Li3-0/+125
2023-05-05target/riscv: add support for Zcd extensionWeiwei Li2-4/+22
2023-05-05target/riscv: add support for Zcf extensionWeiwei Li2-4/+22
2023-05-05target/riscv: add support for Zca extensionWeiwei Li2-4/+8
2023-05-05target/riscv: add cfg properties for Zc* extensionWeiwei Li2-0/+49
2023-05-05target/riscv: fix invalid riscv,event-to-mhpmcounters entryConor Dooley1-1/+1
2023-05-05target/riscv: redirect XVentanaCondOps to use the Zicond functionsPhilipp Tomsich2-16/+4
2023-05-05target/riscv: refactor Zicond supportPhilipp Tomsich1-15/+21
2023-05-05target/riscv: Simplify arguments for riscv_csrrw_checkWeiwei Li1-8/+4
2023-05-05target/riscv: Simplify type conversion for CPURISCVStateWeiwei Li7-44/+31
2023-05-05target/riscv: Simplify getting RISCVCPU pointer from envWeiwei Li1-4/+4
2023-05-05target/riscv: Fix priv version dependency for vector and zfhLIU Zhiwei1-4/+4
2023-05-05target/riscv: Avoid env_archcpu() when reading RISCVCPUConfigWeiwei Li3-35/+18
2023-05-04Merge tag 'qga-pull-2023-05-04' of https://github.com/kostyanf14/qemu into st...Richard Henderson5-32/+244
2023-05-04qga: Fix suspend on Linux guests without systemdMark Somerville1-6/+6
2023-05-04qga/commands-win32.c: Drop the check for _WIN32_WINNT >= 0x0601Thomas Huth1-2/+0
2023-05-04qga: test: Add tests for `merged` flagDaniel Xu1-17/+141
2023-05-04qga: Add `merged` variant to GuestExecCaptureOutputModeDaniel Xu2-3/+27
2023-05-04qga: Refactor guest-exec capture-output to take enumDaniel Xu2-4/+66
generated by cgit v1.1 at 2024-11-20 17:21:55 +0000