index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2024-05-06
tcg/i386: Optimize setcond of TST{EQ,NE} with 0xffffffff
Richard Henderson
1
-2
/
+15
2024-05-06
tcg/i386: Simplify immediate 8-bit logical vector shifts
Richard Henderson
1
-46
/
+13
2024-05-06
tcg: Add write_aofs to GVecGen3i
Richard Henderson
2
-8
/
+24
2024-05-06
Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into staging
Richard Henderson
84
-280
/
+455
2024-05-06
Merge tag 'pull-hex-20240505' of https://github.com/quic/qemu into staging
Richard Henderson
26
-613
/
+377
2024-05-05
Hexagon (target/hexagon) Remove hex_common.read_attribs_file
Taylor Simpson
11
-118
/
+52
2024-05-05
Hexagon (target/hexagon) Remove gen_shortcode.py
Taylor Simpson
4
-81
/
+0
2024-05-05
Hexagon (target/hexagon) Remove gen_op_regs.py
Taylor Simpson
3
-138
/
+2
2024-05-05
Hexagon (target/hexagon) Remove uses of op_regs_generated.h.inc
Taylor Simpson
4
-110
/
+13
2024-05-05
Hexagon (tests/tcg/hexagon) Test HVX .new read from high half of pair
Taylor Simpson
1
-1
/
+15
2024-05-05
Hexagon (target/hexagon) Mark has_pred_dest in trans functions
Taylor Simpson
3
-0
/
+9
2024-05-05
Hexagon (target/hexagon) Mark dest_idx in trans functions
Taylor Simpson
4
-0
/
+11
2024-05-05
Hexagon (target/hexagon) Mark new_read_idx in trans functions
Taylor Simpson
4
-6
/
+16
2024-05-05
Hexagon (target/hexagon) Add is_old/is_new to Register class
Taylor Simpson
1
-0
/
+12
2024-05-05
Hexagon (target/hexagon) Only pass env to generated helper when needed
Taylor Simpson
3
-8
/
+32
2024-05-05
Hexagon (target/hexagon) Pass SP explicitly to helpers that need it
Taylor Simpson
3
-2
/
+14
2024-05-05
Hexagon (target/hexagon) Pass P0 explicitly to helpers that need it
Taylor Simpson
2
-2
/
+12
2024-05-05
Hexagon (target/hexagon) Enable more short-circuit packets (HVX)
Taylor Simpson
4
-95
/
+115
2024-05-05
Hexagon (target/hexagon) Enable more short-circuit packets (scalar core)
Taylor Simpson
2
-23
/
+11
2024-05-05
Hexagon (target/hexagon) Analyze reads before writes
Taylor Simpson
4
-49
/
+83
2024-05-04
Merge tag 'pull-axp-20240504' of https://gitlab.com/rth7680/qemu into staging
Richard Henderson
3
-66
/
+91
2024-05-04
target/alpha: Implement CF_PCREL
Richard Henderson
2
-5
/
+47
2024-05-04
target/alpha: Split out gen_pc_disp
Richard Henderson
1
-18
/
+23
2024-05-04
target/alpha: Split out gen_goto_tb
Richard Henderson
1
-37
/
+16
2024-05-04
target/alpha: Simplify gen_bcond_internal()
Philippe Mathieu-Daudé
1
-10
/
+9
2024-05-04
target/alpha: Return DISAS_NORETURN once
Richard Henderson
1
-5
/
+4
2024-05-04
target/alpha: Inline DISAS_PC_UPDATED and return DISAS_NORETURN
Richard Henderson
1
-2
/
+4
2024-05-04
target/alpha: Use DISAS_NEXT definition instead of magic '0' value
Richard Henderson
1
-2
/
+4
2024-05-04
target/alpha: Hoist branch shift to initial decode
Richard Henderson
1
-3
/
+3
2024-05-04
target/alpha: Use cpu_env in preference to ALPHA_CPU
Richard Henderson
2
-13
/
+10
2024-05-03
Merge tag 'accel-sh4-ui-20240503' of https://github.com/philmd/qemu into staging
Richard Henderson
20
-46
/
+112
2024-05-03
qga/commands-posix: fix typo in qmp_guest_set_user_password
Paolo Bonzini
1
-1
/
+1
2024-05-03
ui/cocoa.m: Drop old macOS-10.12-and-earlier compat ifdefs
Peter Maydell
1
-13
/
+0
2024-05-03
target/sh4: Rename TCGv variables as manual for SUBV opcode
Philippe Mathieu-Daudé
1
-6
/
+10
2024-05-03
target/sh4: Rename TCGv variables as manual for ADDV opcode
Philippe Mathieu-Daudé
1
-6
/
+10
2024-05-03
target/sh4: Fix SUBV opcode
Philippe Mathieu-Daudé
3
-1
/
+34
2024-05-03
target/sh4: Fix ADDV opcode
Philippe Mathieu-Daudé
3
-1
/
+31
2024-05-03
MAINTAINERS: Update my email address
Anthony PERARD
1
-1
/
+1
2024-05-03
plugins: Update stale comment
Philippe Mathieu-Daudé
1
-1
/
+1
2024-05-03
plugins/api: Only include 'exec/ram_addr.h' with system emulation
Philippe Mathieu-Daudé
1
-1
/
+1
2024-05-03
coverity: Update user emulation regexp
Philippe Mathieu-Daudé
1
-1
/
+1
2024-05-03
user: Move 'thunk.h' from 'exec/user' to 'user'
Philippe Mathieu-Daudé
5
-6
/
+9
2024-05-03
user: Move 'abitypes.h' from 'exec/user' to 'user'
Philippe Mathieu-Daudé
6
-7
/
+7
2024-05-03
exec: Include missing license in 'exec/cpu-common.h'
Philippe Mathieu-Daudé
1
-2
/
+7
2024-05-03
Merge tag 'pull-misc-20240503' of https://gitlab.com/rth7680/qemu into staging
Richard Henderson
4
-210
/
+313
2024-05-03
tests/bench: Add bufferiszero-bench
Richard Henderson
2
-0
/
+48
2024-05-03
util/bufferiszero: Add simd acceleration for aarch64
Richard Henderson
1
-0
/
+67
2024-05-03
util/bufferiszero: Simplify test_buffer_is_zero_next_accel
Richard Henderson
1
-46
/
+35
2024-05-03
util/bufferiszero: Introduce biz_accel_fn typedef
Richard Henderson
1
-3
/
+4
2024-05-03
util/bufferiszero: Improve scalar variant
Richard Henderson
1
-34
/
+51
[next]