index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2023-08-24
target/ppc: Use tcg_gen_negsetcond_*
Richard Henderson
2
-7
/
+7
2023-08-24
target/openrisc: Use tcg_gen_negsetcond_*
Richard Henderson
1
-4
/
+2
2023-08-24
target/m68k: Use tcg_gen_negsetcond_*
Richard Henderson
1
-14
/
+10
2023-08-24
target/arm: Use tcg_gen_negsetcond_*
Richard Henderson
2
-21
/
+13
2023-08-24
target/alpha: Use tcg_gen_movcond_i64 in gen_fold_mzero
Richard Henderson
1
-4
/
+3
2023-08-24
tcg: Use tcg_gen_negsetcond_*
Richard Henderson
2
-8
/
+4
2023-08-24
tcg: Introduce negsetcond opcodes
Richard Henderson
18
-1
/
+117
2023-08-24
tcg: Unify TCG_TARGET_HAS_extr[lh]_i64_i32
Richard Henderson
13
-26
/
+15
2023-08-24
docs/devel/tcg-ops: Bury mentions of trunc_shr_i64_i32()
Philippe Mathieu-Daudé
1
-3
/
+4
2023-08-24
tcg/i386: Allow immediate as input to deposit_*
Richard Henderson
2
-5
/
+23
2023-08-24
tcg: Fold deposit with zero to and
Richard Henderson
1
-0
/
+37
2023-08-24
tcg/i386: Drop BYTEH deposits for 64-bit
Richard Henderson
4
-8
/
+6
2023-08-24
target/m68k: Use tcg_gen_deposit_i32 in gen_partset_reg
Richard Henderson
1
-9
/
+2
2023-08-24
accel/tcg: Update run_on_cpu_data static assert
Anton Johansson
1
-2
/
+3
2023-08-24
accel/tcg: Widen address arg in tlb_compare_set()
Anton Johansson
1
-1
/
+1
2023-08-24
include/exec: Widen tlb_hit/tlb_hit_page()
Anton Johansson
1
-2
/
+2
2023-08-24
include/exec: typedef abi_ptr to vaddr in softmmu
Anton Johansson
1
-2
/
+2
2023-08-24
include/exec: Replace target_ulong with abi_ptr in cpu_[st|ld]*()
Anton Johansson
5
-29
/
+29
2023-08-24
sysemu/hvf: Use vaddr for hvf_arch_[insert|remove]_hw_breakpoint
Anton Johansson
3
-8
/
+6
2023-08-24
sysemu/kvm: Use vaddr for kvm_arch_[insert|remove]_hw_breakpoint
Anton Johansson
5
-24
/
+15
2023-08-24
accel/hvf: Widen pc/saved_insn for hvf_sw_breakpoint
Anton Johansson
3
-6
/
+6
2023-08-24
accel/kvm: Widen pc/saved_insn for kvm_sw_breakpoint
Anton Johansson
2
-5
/
+4
2023-08-24
Merge tag 'pull-target-arm-20230824' of https://git.linaro.org/people/pmaydel...
Stefan Hajnoczi
26
-199
/
+494
2023-08-24
Merge tag 'pull-loongarch-20230824' of https://gitlab.com/gaosong/qemu into s...
Stefan Hajnoczi
28
-1093
/
+1591
2023-08-24
hw/loongarch: Fix ACPI processor id off-by-one error
Jiajie Chen
1
-1
/
+1
2023-08-24
target/loongarch: Split fcc register to fcc0-7 in gdbstub
Jiajie Chen
2
-10
/
+15
2023-08-24
hw/intc/loongarch_pch: fix edge triggered irq handling
Bibo Mao
1
-1
/
+6
2023-08-24
target/loongarch: cpu: Implement get_arch_id callback
Bibo Mao
3
-0
/
+11
2023-08-24
target/loongarch: Add avail_IOCSR to check iocsr instructions
Song Gao
2
-9
/
+9
2023-08-24
target/loongarch: Add avail_LSX to check LSX instructions
Song Gao
2
-661
/
+823
2023-08-24
target/loongarch: Add avail_LAM to check atomic instructions
Song Gao
2
-36
/
+37
2023-08-24
target/loongarch: Add avail_LSPW to check LSPW instructions
Song Gao
2
-0
/
+9
2023-08-24
target/loongarch: Add avail_FP/FP_SP/FP_DP to check fpu instructions
Song Gao
7
-86
/
+159
2023-08-24
hw/loongarch: Remove restriction of la464 cores in the virt machine
Song Gao
1
-5
/
+0
2023-08-24
target/loongarch: Add LoongArch32 cpu la132
Jiajie Chen
1
-0
/
+30
2023-08-24
target/loongarch: Add avail_64 to check la64-only instructions
Song Gao
10
-123
/
+152
2023-08-24
target/loongarch: Add a check parameter to the TRANS macro
Song Gao
14
-944
/
+946
2023-08-24
target/loongarch: Sign extend results in VA32 mode
Jiajie Chen
1
-0
/
+3
2023-08-24
target/loongarch: Truncate high 32 bits of address in VA32 mode
Jiajie Chen
2
-2
/
+20
2023-08-24
target/loongarch: Extract set_pc() helper
Jiajie Chen
4
-11
/
+16
2023-08-24
target/loongarch: Extract make_address_pc() helper
Jiajie Chen
3
-3
/
+8
2023-08-24
target/loongarch: Extract make_address_i() helper
Jiajie Chen
6
-57
/
+29
2023-08-24
target/loongarch: Extract make_address_x() helper
Jiajie Chen
4
-20
/
+22
2023-08-24
target/loongarch: Add LA64 & VA32 to DisasContext
Jiajie Chen
3
-0
/
+18
2023-08-24
target/loongarch: Support LoongArch32 VPPN
Jiajie Chen
2
-7
/
+22
2023-08-24
target/loongarch: Support LoongArch32 DMW
Jiajie Chen
2
-7
/
+26
2023-08-24
target/loongarch: Support LoongArch32 TLB entry
Jiajie Chen
2
-9
/
+17
2023-08-24
target/loongarch: Add GDB support for loongarch32 mode
Jiajie Chen
4
-8
/
+81
2023-08-24
target/loongarch: Add new object class for loongarch32 cpus
Jiajie Chen
2
-0
/
+12
2023-08-24
target/loongarch: Add function to check current arch
Jiajie Chen
1
-0
/
+10
[next]