aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2023-11-07hw/xen: automatically assign device index to block devicesDavid Woodhouse5-46/+125
2023-11-07hw/xen: populate store frontend nodes with XenStore PFN/portDavid Woodhouse1-0/+11
2023-11-07i386/xen: advertise XEN_HVM_CPUID_UPCALL_VECTOR in CPUIDDavid Woodhouse1-0/+4
2023-11-07include: update Xen public headers to Xen 4.17.2 releaseDavid Woodhouse29-523/+124
2023-11-07hw/xen: Clean up event channel 'type_val' handling to use unionDavid Woodhouse1-81/+70
2023-11-07i386/xen: Ignore VCPU_SSHOTTMR_future flag in set_singleshot_timer()David Woodhouse1-10/+10
2023-11-07Merge tag 'pull-riscv-to-apply-20231107' of https://github.com/alistair23/qem...Stefan Hajnoczi29-258/+1326
2023-11-07Merge tag 'pull-tcg-20231106' of https://gitlab.com/rth7680/qemu into stagingStefan Hajnoczi36-1304/+1529
2023-11-07Merge tag 'pull-block-2023-11-06' of https://gitlab.com/hreitz/qemu into stagingStefan Hajnoczi4-28/+51
2023-11-07Merge tag 'pull-target-arm-20231106' of https://git.linaro.org/people/pmaydel...Stefan Hajnoczi14-31/+64
2023-11-07Merge tag 'pull-vfio-20231106' of https://github.com/legoater/qemu into stagingStefan Hajnoczi52-452/+1303
2023-11-07Merge tag 'pull-hv-balloon-20231106' of https://github.com/maciejsszmigiero/q...Stefan Hajnoczi26-14/+3180
2023-11-07Merge tag 'gpu-pull-request' of https://gitlab.com/marcandre.lureau/qemu into...Stefan Hajnoczi7-67/+250
2023-11-07Merge tag 'pull-xenfv-stable-20231106' of git://git.infradead.org/users/dwmw2...Stefan Hajnoczi6-13/+31
2023-11-07Merge tag 'q800-for-8.2-pull-request' of https://github.com/vivier/qemu-m68k ...Stefan Hajnoczi1-8/+11
2023-11-07docs/about/deprecated: Document RISC-V "pmu-num" deprecationRob Bradford1-0/+12
2023-11-07target/riscv: Add "pmu-mask" property to replace "pmu-num"Rob Bradford5-12/+51
2023-11-07target/riscv: Use existing PMU counter mask in FDT generationRob Bradford3-7/+3
2023-11-07target/riscv: Don't assume PMU counters are continuousRob Bradford1-2/+3
2023-11-07target/riscv: Propagate error from PMU setupRob Bradford3-12/+18
2023-11-07target/riscv: cpu: Set the OpenTitan priv to 1.12.0Alistair Francis1-1/+1
2023-11-07hw/ssi: ibex_spi_host: Clear the interrupt even if disabledAlistair Francis1-2/+4
2023-11-07disas/riscv: Replace TABs with spaceMax Chou1-3/+3
2023-11-07disas/riscv: Add support for vector crypto extensionsMax Chou1-0/+137
2023-11-07disas/riscv: Add rv_codec_vror_vi for vror.viMax Chou2-1/+14
2023-11-07disas/riscv: Add rv_fmt_vd_vs2_uimm formatMax Chou1-0/+1
2023-11-07target/riscv: Move vector crypto extensions to riscv_cpu_extensionsMax Chou1-18/+18
2023-11-07target/riscv: Expose Zvks[c|g] extnesion propertiesMax Chou1-0/+6
2023-11-07target/riscv: Add cfg properties for Zvks[c|g] extensionsMax Chou2-0/+20
2023-11-07target/riscv: Expose Zvkn[c|g] extnesion propertiesMax Chou1-0/+6
2023-11-07target/riscv: Add cfg properties for Zvkn[c|g] extensionsMax Chou2-0/+23
2023-11-07target/riscv: Expose Zvkb extension propertyMax Chou1-0/+2
2023-11-07target/riscv: Replace Zvbb checking by ZvkbMax Chou1-13/+24
2023-11-07target/riscv: Add cfg property for Zvkb extensionMax Chou2-3/+4
2023-11-07target/riscv: Expose Zvkt extension propertyMax Chou1-0/+2
2023-11-07target/riscv: Add cfg property for Zvkt extensionMax Chou2-0/+6
2023-11-07MAINTAINERS: update mail address for Weiwei LiWeiwei Li1-1/+1
2023-11-07target/riscv: correct csr_ops[CSR_MSECCFG]Heinrich Schuchardt1-2/+5
2023-11-07target/riscv/kvm: add zicsr, zifencei, zba, zbs, svnapotDaniel Henrique Barboza1-0/+5
2023-11-07target/riscv/kvm: add zihpm regDaniel Henrique Barboza1-0/+1
2023-11-07target/riscv: add zihpm extension flag for TCGDaniel Henrique Barboza3-0/+17
2023-11-07target/riscv/kvm: add zicntr regDaniel Henrique Barboza1-0/+1
2023-11-07target/riscv: add zicntr extension flag for TCGDaniel Henrique Barboza4-0/+25
2023-11-07target/riscv: pmp: Ignore writes when RW=01Mayuresh Chitale1-0/+5
2023-11-07target/riscv: pmp: Clear pmp/smepmp bits on resetMayuresh Chitale3-0/+23
2023-11-07Add epmp to extensions list and rename it to smepmpHimanshu Chauhan5-17/+15
2023-11-07target/riscv/riscv-qmp-cmds.c: check CPU accel in query-cpu-model-expansionDaniel Henrique Barboza1-0/+20
2023-11-07target/riscv: add riscv_cpu_accelerator_compatible()Daniel Henrique Barboza4-1/+17
2023-11-07target/riscv: handle custom props in qmp_query_cpu_model_expansionDaniel Henrique Barboza1-0/+65
2023-11-07target/riscv/tcg: add tcg_cpu_finalize_features()Daniel Henrique Barboza4-30/+53