index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2020-08-25
Merge remote-tracking branch 'remotes/alistair/tags/pull-riscv-to-apply-20200...
Peter Maydell
23
-444
/
+1630
2020-08-25
target/riscv: Support the Virtual Instruction fault
Alistair Francis
5
-6
/
+109
2020-08-25
target/riscv: Return the exception from invalid CSR accesses
Alistair Francis
2
-29
/
+35
2020-08-25
target/riscv: Support the v0.6 Hypervisor extension CRSs
Alistair Francis
2
-0
/
+43
2020-08-25
target/riscv: Only support little endian guests
Alistair Francis
1
-0
/
+5
2020-08-25
target/riscv: Only support a single VSXL length
Alistair Francis
1
-0
/
+9
2020-08-25
target/riscv: Update the CSRs to the v0.6 Hyp extension
Alistair Francis
1
-6
/
+8
2020-08-25
target/riscv: Update the Hypervisor trap return/entry
Alistair Francis
4
-26
/
+9
2020-08-25
target/riscv: Fix the interrupt cause code
Alistair Francis
1
-2
/
+3
2020-08-25
target/riscv: Convert MSTATUS MTL to GVA
Alistair Francis
3
-9
/
+26
2020-08-25
target/riscv: Don't allow guest to write to htinst
Alistair Francis
1
-1
/
+0
2020-08-25
target/riscv: Do two-stage lookups on hlv/hlvx/hsv instructions
Alistair Francis
1
-35
/
+25
2020-08-25
target/riscv: Allow generating hlv/hlvx/hsv instructions
Alistair Francis
6
-0
/
+474
2020-08-25
target/riscv: Allow setting a two-stage lookup in the virt status
Alistair Francis
3
-0
/
+21
2020-08-25
hw/riscv: virt: Allow creating multiple NUMA sockets
Anup Patel
2
-229
/
+306
2020-08-25
hw/riscv: spike: Allow creating multiple NUMA sockets
Anup Patel
2
-76
/
+167
2020-08-25
hw/riscv: Add helpers for RISC-V multi-socket NUMA machines
Anup Patel
3
-0
/
+356
2020-08-25
hw/riscv: Allow creating multiple instances of PLIC
Anup Patel
5
-19
/
+23
2020-08-25
hw/riscv: Allow creating multiple instances of CLINT
Anup Patel
6
-15
/
+20
2020-08-25
Merge remote-tracking branch 'remotes/berrange/tags/socket-next-pull-request'...
Peter Maydell
1
-0
/
+1
2020-08-25
tests: fix a memory in test_socket_unix_abstract_good
Li Qiang
1
-0
/
+1
2020-08-25
Merge remote-tracking branch 'remotes/kraxel/tags/fixes-20200825-pull-request...
Peter Maydell
4
-32
/
+18
2020-08-25
meson: avoid compiling qemu-keymap by default
Laurent Vivier
1
-0
/
+5
2020-08-25
meson: move xkbcommon to meson
Laurent Vivier
4
-31
/
+12
2020-08-25
meson: drop keymaps symlink
Gerd Hoffmann
1
-1
/
+1
2020-08-24
Merge remote-tracking branch 'remotes/xtensa/tags/20200821-xtensa' into staging
Peter Maydell
33
-823
/
+198880
2020-08-24
Merge remote-tracking branch 'remotes/cschoenebeck/tags/pull-9p-20200812' int...
Peter Maydell
5
-94
/
+441
2020-08-24
Merge remote-tracking branch 'remotes/edgar/tags/edgar/xilinx-next-2020-08-24...
Peter Maydell
6
-10
/
+661
2020-08-24
Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20200824'...
Peter Maydell
27
-415
/
+885
2020-08-24
target/arm: Use correct FPST for VCMLA, VCADD on fp16
Peter Maydell
1
-3
/
+3
2020-08-24
target/arm: Implement FPST_STD_F16 fpstatus
Peter Maydell
4
-2
/
+18
2020-08-24
target/arm: Make A32/T32 use new fpstatus_ptr() API
Peter Maydell
3
-49
/
+36
2020-08-24
target/arm: Replace A64 get_fpstatus_ptr() with generic fpstatus_ptr()
Peter Maydell
4
-72
/
+103
2020-08-24
target/arm: Delete unused ARM_FEATURE_CRC
Peter Maydell
1
-1
/
+0
2020-08-24
target/arm/translate.c: Delete/amend incorrect comments
Peter Maydell
1
-2
/
+2
2020-08-24
target/arm: Delete unused VFP_DREG macros
Peter Maydell
1
-15
/
+0
2020-08-24
target/arm: Remove ARCH macro
Peter Maydell
1
-5
/
+9
2020-08-24
target/arm: Convert T32 coprocessor insns to decodetree
Peter Maydell
2
-62
/
+21
2020-08-24
target/arm: Do M-profile NOCP checks early and via decodetree
Peter Maydell
5
-27
/
+100
2020-08-24
target/arm: Tidy up disas_arm_insn()
Peter Maydell
1
-17
/
+9
2020-08-24
target/arm: Convert A32 coprocessor insns to decodetree
Peter Maydell
3
-11
/
+111
2020-08-24
target/arm: Separate decode from handling of coproc insns
Peter Maydell
1
-32
/
+44
2020-08-24
target/arm: Pull handling of XScale insns out of disas_coproc_insn()
Peter Maydell
1
-15
/
+29
2020-08-24
docs/system/arm: Document the Xilinx Versal Virt board
Edgar E. Iglesias
3
-1
/
+179
2020-08-24
hw/arm/smmuv3: Advertise SMMUv3.2 range invalidation
Eric Auger
2
-0
/
+2
2020-08-24
hw/arm/smmuv3: Support HAD and advertise SMMUv3.1 support
Eric Auger
5
-3
/
+10
2020-08-24
hw/arm/smmuv3: Let AIDR advertise SMMUv3.0 support
Eric Auger
3
-0
/
+5
2020-08-24
hw/arm/smmuv3: Fix IIDR offset
Eric Auger
1
-1
/
+1
2020-08-24
hw/arm/smmuv3: Get prepared for range invalidation
Eric Auger
5
-31
/
+69
2020-08-24
hw/arm/smmuv3: Introduce smmuv3_s1_range_inval() helper
Eric Auger
2
-21
/
+18
[next]