index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2015-10-08
Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20151007' into staging
Peter Maydell
45
-1492
/
+964
2015-10-08
Merge remote-tracking branch 'remotes/rth/tags/pull-tile-20151007' into staging
Peter Maydell
10
-81
/
+799
2015-10-08
Merge remote-tracking branch 'remotes/ehabkost/tags/numa-pull-request' into s...
Peter Maydell
1
-2
/
+3
2015-10-07
tcg: Adjust CODE_GEN_AVG_BLOCK_SIZE
Richard Henderson
1
-5
/
+6
2015-10-07
tcg: Check for overflow via highwater mark
Richard Henderson
4
-16
/
+40
2015-10-07
tcg: Allocate a guard page after code_gen_buffer
Richard Henderson
1
-91
/
+119
2015-10-07
tcg: Emit prologue to the beginning of code_gen_buffer
Richard Henderson
2
-26
/
+37
2015-10-07
tcg: Remove tcg_gen_code_search_pc
Richard Henderson
2
-42
/
+19
2015-10-07
tcg: Remove gen_intermediate_code_pc
Richard Henderson
22
-736
/
+90
2015-10-07
tcg: Save insn data and use it in cpu_restore_state_from_tb
Richard Henderson
4
-55
/
+140
2015-10-07
tcg: Pass data argument to restore_state_to_opc
Richard Henderson
22
-66
/
+79
2015-10-07
tcg: Add TCG_MAX_INSNS
Richard Henderson
20
-17
/
+95
2015-10-07
target-*: Drop cpu_gen_code define
Richard Henderson
16
-16
/
+0
2015-10-07
tcg: Merge cpu_gen_code into tb_gen_code
Richard Henderson
2
-74
/
+59
2015-10-07
target-sparc: Add npc state to insn_start
Richard Henderson
2
-1
/
+7
2015-10-07
target-sparc: Remove gen_opc_jump_pc
Richard Henderson
1
-9
/
+10
2015-10-07
target-sparc: Split out gen_branch_n
Richard Henderson
1
-27
/
+28
2015-10-07
target-sparc: Tidy gen_branch_a interface
Richard Henderson
1
-11
/
+10
2015-10-07
target-cris: Mirror gen_opc_pc into insn_start
Richard Henderson
1
-1
/
+2
2015-10-07
target-sh4: Add flags state to insn_start
Richard Henderson
2
-1
/
+2
2015-10-07
target-s390x: Add cc_op state to insn_start
Richard Henderson
2
-1
/
+2
2015-10-07
target-mips: Add delayed branch state to insn_start
Richard Henderson
2
-1
/
+3
2015-10-07
target-i386: Add cc_op state to insn_start
Richard Henderson
2
-1
/
+2
2015-10-07
target-arm: Add condexec state to insn_start
Richard Henderson
3
-2
/
+4
2015-10-07
tcg: Allow extra data to be attached to insn_start
Richard Henderson
4
-16
/
+59
2015-10-07
target-*: Introduce and use cpu_breakpoint_test
Richard Henderson
18
-239
/
+160
2015-10-07
target-*: Increment num_insns immediately after tcg_gen_insn_start
Richard Henderson
19
-39
/
+41
2015-10-07
target-*: Unconditionally emit tcg_gen_insn_start
Richard Henderson
20
-81
/
+41
2015-10-07
tcg: Rename debug_insn_start to insn_start
Richard Henderson
23
-37
/
+28
2015-10-07
target-tilegx: Support iret instruction and related special registers
Chen Gang
4
-1
/
+38
2015-10-07
target-tilegx: Use TILEGX_EXCP_OPCODE_UNKNOWN and TILEGX_EXCP_OPCODE_UNIMPLEM...
Chen Gang
1
-17
/
+24
2015-10-07
target-tilegx: Implement v2mults instruction
Chen Gang
3
-0
/
+20
2015-10-07
target-tilegx: Implement v?int_* instructions.
Chen Gang
3
-0
/
+67
2015-10-07
target-tilegx: Implement v2sh* instructions
Chen Gang
1
-1
/
+17
2015-10-07
target-tilegx: Handle nofault prefetch instructions
Richard Henderson
1
-14
/
+26
2015-10-07
target-tilegx: Fix a typo for mnemonic about "ld_add"
Chen Gang
1
-1
/
+1
2015-10-07
target-tilegx: Use TILEGX_EXCP_SIGNAL instead of TILEGX_EXCP_SEGV
Richard Henderson
3
-21
/
+30
2015-10-07
target-tilegx: Decode ill pseudo-instructions
Chen Gang
3
-15
/
+85
2015-10-07
linux-user/tilegx: Implement tilegx signal features
Chen Gang
2
-1
/
+161
2015-10-07
linux-user/syscall_defs.h: Sync the latest si_code from Linux kernel
Chen Gang
1
-0
/
+11
2015-10-07
target-tilegx: Let x1 pipe process bpt instruction only
Chen Gang
1
-1
/
+7
2015-10-07
target-tilegx: Implement complex multiply instructions
Richard Henderson
3
-1
/
+73
2015-10-07
target-tilegx: Implement table index instructions
Richard Henderson
1
-0
/
+15
2015-10-07
target-tilegx: Implement crc instructions
Richard Henderson
3
-1
/
+28
2015-10-07
target-tilegx: Implement v1multu instruction
Chen Gang
3
-0
/
+18
2015-10-07
target-tilegx: Implement v*add and v*sub instructions
Chen Gang
1
-21
/
+116
2015-10-07
target-tilegx: Implement v*shl, v*shru, and v*shrs instructions
Chen Gang
3
-0
/
+73
2015-10-07
target-tilegx: Tidy simd_helper.c
Richard Henderson
1
-4
/
+7
2015-10-06
pc-dimm: Fail realization for invalid nodes in non-NUMA config
Bharata B Rao
1
-2
/
+3
2015-10-06
Merge remote-tracking branch 'remotes/borntraeger/tags/s390x-20151006' into s...
Peter Maydell
9
-17
/
+118
[next]