index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2014-04-17
target-arm: Remove THUMB2EE feature from AArch64 'any' CPU
Peter Maydell
1
-1
/
+0
2014-04-17
target-arm: Implement ISR_EL1 register
Peter Maydell
1
-0
/
+18
2014-04-17
target-arm: Implement AArch64 view of ACTLR
Peter Maydell
1
-1
/
+2
2014-04-17
target-arm: Implement AArch64 view of CONTEXTIDR
Peter Maydell
2
-16
/
+19
2014-04-17
target-arm: Implement AArch64 views of AArch32 ID registers
Peter Maydell
1
-29
/
+44
2014-04-17
target-arm: Add Cortex-A57 processor
Peter Maydell
1
-0
/
+43
2014-04-17
target-arm: Implement ARMv8 MVFR registers
Peter Maydell
5
-2
/
+23
2014-04-17
target-arm: Implement AArch64 EL1 exception handling
Rob Herring
6
-0
/
+143
2014-04-17
target-arm: Move arm_log_exception() into internals.h
Peter Maydell
2
-31
/
+31
2014-04-17
target-arm: Implement AArch64 SPSR_EL1
Peter Maydell
5
-11
/
+40
2014-04-17
target-arm: Implement SP_EL0, SP_EL1
Peter Maydell
6
-7
/
+100
2014-04-17
target-arm: Add AArch64 ELR_EL1 register.
Peter Maydell
4
-4
/
+24
2014-04-17
target-arm: Implement AArch64 views of fault status and data registers
Rob Herring
3
-18
/
+29
2014-04-17
target-arm: Use dedicated CPU state fields for ARM946 access bit registers
Peter Maydell
2
-10
/
+16
2014-04-17
target-arm: A64: Implement DC ZVA
Peter Maydell
7
-6
/
+180
2014-04-17
target-arm: Don't mention PMU in debug feature register
Peter Maydell
1
-1
/
+6
2014-04-17
target-arm: Add v8 mmu translation support
Rob Herring
1
-32
/
+77
2014-04-17
target-arm: Fix VFP enables for AArch32 EL0 under AArch64 EL1
Peter Maydell
2
-1
/
+40
2014-04-17
target-arm: A64: Add assertion that FP access was checked
Peter Maydell
2
-24
/
+59
2014-04-17
target-arm: A64: Correctly fault FP/Neon if CPACR.FPEN set
Peter Maydell
5
-6
/
+320
2014-04-17
target-arm: Provide syndrome information for MMU faults
Rob Herring
2
-0
/
+25
2014-04-17
target-arm: Add support for generating exceptions with syndrome information
Peter Maydell
6
-54
/
+140
2014-04-17
target-arm: Provide correct syndrome information for cpreg access traps
Peter Maydell
5
-7
/
+184
2014-04-17
target-arm: Define exception record for AArch64 exceptions
Peter Maydell
4
-41
/
+56
2014-04-17
target-arm: Implement AArch64 DAIF system register
Peter Maydell
2
-1
/
+21
2014-04-17
target-arm: Split out private-to-target functions into internals.h
Peter Maydell
8
-20
/
+55
2014-04-17
Merge remote-tracking branch 'remotes/rth/tcg-aarch-6-5' into staging
Peter Maydell
3
-558
/
+628
2014-04-17
Open 2.1 development tree
Peter Maydell
1
-1
/
+1
2014-04-17
Update version for v2.0.0 release
v2.0.0
Peter Maydell
1
-1
/
+1
2014-04-16
tcg-aarch64: Use tcg_out_mov in preference to tcg_out_movr
Richard Henderson
1
-9
/
+7
2014-04-16
tcg-aarch64: Prefer unsigned offsets before signed offsets for ldst
Richard Henderson
1
-5
/
+6
2014-04-16
tcg-aarch64: Introduce tcg_out_insn_3312, _3310, _3313
Richard Henderson
1
-87
/
+89
2014-04-16
tcg-aarch64: Merge aarch64_ldst_get_data/type into tcg_out_op
Richard Henderson
1
-83
/
+32
2014-04-16
tcg-aarch64: Introduce tcg_out_insn_3507
Richard Henderson
1
-24
/
+33
2014-04-16
tcg-aarch64: Support stores of zero
Richard Henderson
1
-16
/
+19
2014-04-16
tcg-aarch64: Implement TCG_TARGET_HAS_new_ldst
Richard Henderson
2
-60
/
+31
2014-04-16
tcg-aarch64: Pass qemu_ld/st arguments directly
Richard Henderson
1
-32
/
+17
2014-04-16
tcg-aarch64: Use TCGMemOp in qemu_ld/st
Richard Henderson
1
-68
/
+63
2014-04-16
tcg-aarch64: Use ADR to pass the return address to the ld/st helpers
Richard Henderson
1
-2
/
+9
2014-04-16
tcg-aarch64: Use tcg_out_call for qemu_ld/st
Richard Henderson
1
-4
/
+2
2014-04-16
tcg-aarch64: Avoid add with zero in tlb load
Richard Henderson
1
-9
/
+19
2014-04-16
tcg-aarch64: Implement tcg_register_jit
Richard Henderson
1
-15
/
+69
2014-04-16
tcg-aarch64: Introduce tcg_out_insn_3314
Richard Henderson
1
-67
/
+33
2014-04-16
tcg-aarch64: Reuse LR in translated code
Richard Henderson
2
-33
/
+33
2014-04-16
tcg-aarch64: Use CBZ and CBNZ
Richard Henderson
1
-2
/
+24
2014-04-16
tcg-aarch64: Create tcg_out_brcond
Richard Henderson
1
-20
/
+14
2014-04-16
tcg-aarch64: Use symbolic names for branches
Richard Henderson
1
-31
/
+43
2014-04-16
tcg-aarch64: Use adrp in tcg_out_movi
Richard Henderson
1
-0
/
+23
2014-04-16
tcg-aarch64: Special case small constants in tcg_out_movi
Richard Henderson
1
-0
/
+10
2014-04-16
tcg-aarch64: Use ORRI in tcg_out_movi
Richard Henderson
1
-31
/
+39
[next]