aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2007-10-08The remainder of CRIS CPU emulation files, by Edgar E. Iglesias.ths6-0/+680
2007-10-08CRIS micro-ops, by Edgar E. Iglesias.ths1-0/+1289
2007-10-08CRIS insn decoding macros, by Edgar E. Iglesias.ths1-0/+126
2007-10-08CRIS instruction translation, by Edgar E. Iglesias.ths1-0/+2507
2007-10-08Wire up CRIS disassembler, by Edgar E. Iglesias.ths2-0/+8
2007-10-08CRIS disassembler, originally from binutils, by Edgar E. Iglesias.ths2-0/+3273
2007-10-08Update PowerPC emulation status file.j_mayer1-15/+45
2007-10-08Remove synonymous in PowerPC MSR bits definitions.j_mayer3-72/+193
2007-10-08Real-mode only PowerPC 40x do not have any TLBs.j_mayer2-2/+2
2007-10-08Implement exception prefix feature for PowerPC 601.j_mayer2-7/+8
2007-10-08Add missing exception vectors for PowerPC 7x5.j_mayer1-1/+27
2007-10-07Work-around C89 and/or "old" gcc unspecified behavior (#if in macro calls).j_mayer2-28/+16
2007-10-07Implement PowerPC Altivec load & stores, used by Apple firmware for memcpy.j_mayer5-8/+274
2007-10-07PowerPC target coding style fixes.j_mayer6-33/+25
2007-10-07PowerPC target optimisations: make intensive use of always_inline.j_mayer10-253/+275
2007-10-07Report missing elf_addr_t definition from Linux kernel headerj_mayer1-0/+2
2007-10-07Fix host and target longs confusions (continued).j_mayer2-21/+24
2007-10-07Fix confusions between host and target long types.j_mayer1-47/+61
2007-10-07Reorganize the CPUPPCState structure to group features.j_mayer3-19/+69
2007-10-07Add MSR bits signification per PowerPC implementation flags (to be continued).j_mayer4-61/+122
2007-10-07Share devices that may be useful for all PowerPC 40x and 440 implementations.j_mayer1-1/+3
2007-10-07Share devices that might be useful for all PowerPC 40x & 440 implementationsj_mayer4-525/+587
2007-10-07 More user timer fixes (Robert Reif)blueswir12-69/+87
2007-10-06 More detabificationblueswir114-2547/+2547
2007-10-06 Implement user mode for timersblueswir13-21/+78
2007-10-06 Support for loading a real BIOS image (Robert Reif)blueswir11-5/+7
2007-10-05Full implementation of PowerPC 64 MMU, just missing support for 1 TBj_mayer5-119/+373
2007-10-05 Implement sparc64_[gs]et_contextblueswir13-0/+247
2007-10-05Rename PowerPC MMUCSR0 and MMUCFG SPRs: those are not BookE specific.j_mayer2-4/+4
2007-10-05PowerPC hardware reset vector is now considered as part of the exception model.j_mayer2-137/+31
2007-10-05New '-bios' option, used to select an alternate BIOS image from bios_dir.j_mayer12-13/+42
2007-10-04Implement PL110 byte order config bit (original patch by Richard Purdie).balrog2-37/+95
2007-10-04Quiet warnings introduced with the USB iso support.balrog1-43/+46
2007-10-04USB iso transfers support for the linux redirector and for UHCI, by Arnon Gil...balrog2-89/+621
2007-10-04sh775x interrupt controller by Magnus Damm.balrog6-91/+631
2007-10-04Remove redundant qemu_rearm_alarm_timer() in qemu_del_timer, patch by Dan Ken...balrog1-2/+0
2007-10-04(int64_t)UINT64_MAX is -1 and should not be assigned to nearest_delta_us, pat...balrog1-1/+1
2007-10-04Several corrections in the spitzkbd keymap (patch by Juergen Lock).balrog2-2/+13
2007-10-04We must reset the PowerPC CPU _after_ registering it, as hardware resetj_mayer2-3/+5
2007-10-04More cache tuning fixes:j_mayer2-3/+23
2007-10-04Make PowerPC cache line size implementation dependant.j_mayer7-60/+620
2007-10-03HID0 is a write-clear register on 970 (DBSR).j_mayer1-3/+3
2007-10-03Enable PowerPC 64 MMU model and exceptions.j_mayer1-68/+71
2007-10-03 Fix Sparc64 ldfa/stfa and float ops with fpr >= 32blueswir11-3/+3
2007-10-03Fix PowerPC initialisation and first reset:j_mayer3-12/+20
2007-10-03We never have to export ppc_set_irq.j_mayer5-14/+45
2007-10-03Fix PowerPC 405 BIOS instanciation: is a 32 bits only target.j_mayer1-5/+5
2007-10-02 Fix kernel loadingblueswir11-1/+2
2007-10-02Code provision for hypervisor mode memory accesses.j_mayer1-108/+245
2007-10-01Fix nasty sign-extensions when running 32 bits CPU in the 64 bits emulatorj_mayer1-10/+10