aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2021-02-08block: push error reporting into bdrv_all_*_snapshot functionsDaniel P. Berrangé7-90/+68
2021-02-08migration: Display the migration blockersDr. David Alan Gilbert1-0/+9
2021-02-08migration: Add blocker informationDr. David Alan Gilbert4-2/+43
2021-02-08migration: Fix a few absurdly defective error messagesMarkus Armbruster1-12/+11
2021-02-08migration: Fix cache_init()'s "Failed to allocate" error messagesMarkus Armbruster1-4/+2
2021-02-08migration: Clean up signed vs. unsigned XBZRLE cache-sizeMarkus Armbruster7-9/+9
2021-02-08migration: Fix migrate-set-parameters argument validationMarkus Armbruster2-26/+26
2021-02-08migration: introduce 'userfaultfd-wrlat.py' scriptAndrey Gruzdev1-0/+122
2021-02-08migration: implementation of background snapshot threadAndrey Gruzdev4-3/+258
2021-02-08migration: support UFFD write fault processing in ram_save_iterate()Andrey Gruzdev4-29/+306
2021-02-08migration: introduce UFFD-WP low-level interface helpersAndrey Gruzdev5-0/+391
2021-02-08migration: introduce 'background-snapshot' migration capabilityAndrey Gruzdev5-1/+134
2021-02-08migration/qemu-file: Fix maybe uninitialized on qemu_get_buffer_in_place()Wainer dos Santos Moschetta1-1/+1
2021-02-08savevm: Fix memory leak of vmstate_configurationJinhao Gao1-4/+27
2021-02-08spapr_pci: Fix memory leak of vmstate_spapr_pciJinhao Gao1-0/+11
2021-02-08Merge remote-tracking branch 'remotes/mcayland/tags/qemu-sparc-20210207' into...Peter Maydell2-18/+14
2021-02-07utils/fifo8: add VMSTATE_FIFO8_TEST macroMark Cave-Ayland1-6/+10
2021-02-07utils/fifo8: change fatal errors from abort() to assert()Mark Cave-Ayland1-12/+4
2021-02-05Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-tcg-20210205' into...Peter Maydell108-1064/+1564
2021-02-05accel: introduce AccelCPUClass extending CPUClassClaudio Fontana4-0/+87
2021-02-05accel: replace struct CpusAccel with AccelOpsClassClaudio Fontana44-163/+361
2021-02-05accel: extend AccelState and AccelClass to user-modeClaudio Fontana24-53/+125
2021-02-05cpu: tcg_ops: move to tcg-cpu-ops.h, keep a pointer in CPUClassClaudio Fontana36-306/+582
2021-02-05cpu: move debug_check_watchpoint to tcg_opsClaudio Fontana5-17/+12
2021-02-05cpu: move adjust_watchpoint_address to tcg_opsClaudio Fontana4-9/+10
2021-02-05physmem: make watchpoint checking code TCG-onlyClaudio Fontana1-69/+72
2021-02-05cpu: move do_unaligned_access to tcg_opsClaudio Fontana14-19/+23
2021-02-05cpu: move cc->transaction_failed to tcg_opsClaudio Fontana12-29/+34
2021-02-05cpu: move cc->do_interrupt to tcg_opsClaudio Fontana27-42/+41
2021-02-05target/arm: do not use cc->do_interrupt for KVM directlyClaudio Fontana2-4/+6
2021-02-05cpu: Move debug_excp_handler to tcg_opsEduardo Habkost7-9/+9
2021-02-05cpu: Move tlb_fill to tcg_opsEduardo Habkost26-38/+42
2021-02-05cpu: Move cpu_exec_* to tcg_opsEduardo Habkost25-42/+54
2021-02-05cpu: Move synchronize_from_tb() to tcg_opsEduardo Habkost13-22/+30
2021-02-05accel/tcg: split TCG-only code from cpu_exec_realizefnClaudio Fontana5-40/+77
2021-02-05target/riscv: remove CONFIG_TCG, as it is always TCGClaudio Fontana1-2/+1
2021-02-05cpu: Introduce TCGCpuOperations structEduardo Habkost25-30/+48
2021-02-05tcg/tci: Remove TCG_CONSTRichard Henderson4-194/+89
2021-02-05tcg/tci: Fix TCG_REG_R4 misusageRichard Henderson2-10/+5
2021-02-05tcg/tci: Restrict TCG_TARGET_NB_REGS to 16Richard Henderson2-53/+5
2021-02-05tcg/tci: Remove TODO as unusedRichard Henderson1-8/+0
2021-02-05tcg/tci: Implement 64-bit divisionRichard Henderson3-11/+25
2021-02-05tcg/tci: Remove dead code for TCG_TARGET_HAS_div2_*Richard Henderson2-20/+0
2021-02-05tcg/tci: Use g_assert_not_reachedRichard Henderson1-8/+7
2021-02-05tcg/tci: Merge INDEX_op_{st_i32,st32_i64}Richard Henderson1-6/+1
2021-02-05tcg/tci: Move stack bounds check to compile-timeRichard Henderson2-2/+13
2021-02-05tcg/tci: Merge INDEX_op_st16_{i32,i64}Richard Henderson1-7/+1
2021-02-05tcg/tci: Merge INDEX_op_st8_{i32,i64}Richard Henderson1-7/+1
2021-02-05tcg/tci: Merge INDEX_op_{ld_i32,ld32u_i64}Richard Henderson1-6/+1
2021-02-05tcg/tci: Merge INDEX_op_ld16s_{i32,i64}Richard Henderson1-4/+1
generated by cgit v1.1 at 2024-12-23 23:34:41 +0000