aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2021-05-04linux-user/ppc: Fix msr updates for signal handlingRichard Henderson2-14/+14
2021-05-04target/ppc: Remove env->immu_idx and env->dmmu_idxRichard Henderson6-56/+56
2021-05-04target/ppc: Remove MSR_SA and MSR_AP from hflagsRichard Henderson2-9/+5
2021-05-04target/ppc: Put LPCR[GTSE] in hflagsRichard Henderson4-1/+8
2021-05-04target/ppc: Create helper_scvRichard Henderson3-13/+17
2021-05-04target/ppc: Put dbcr0 single-step bits into hflagsRichard Henderson3-18/+20
2021-05-04target/ppc: Reduce env->hflags to uint32_tRichard Henderson3-4/+4
2021-05-04target/ppc: Disconnect hflags from MSRRichard Henderson3-50/+95
2021-05-04target/ppc: Extract post_load_update_msrRichard Henderson1-16/+14
2021-05-04hw/ppc/spapr_rtas: Update hflags after setting msrRichard Henderson1-0/+2
2021-05-04hw/ppc/pnv_core: Update hflags after setting msrRichard Henderson1-1/+2
2021-05-04target/ppc: Fix comment for MSR_FE{0,1}Richard Henderson1-2/+2
2021-05-04target/ppc: Retain hflags_nmsr only for migrationRichard Henderson3-7/+8
2021-05-04target/ppc: Do not call hreg_compute_mem_idx after ppc_store_msrRichard Henderson1-6/+1
2021-05-04target/ppc: Properly sync cpu state with new msr in cpu_load_oldRichard Henderson1-2/+11
2021-05-04target/ppc: Move 601 hflags adjustment to hreg_compute_hflagsRichard Henderson4-9/+18
2021-05-04target/ppc: Move helper_regs.h functions out-of-lineRichard Henderson4-176/+207
2021-05-04hw/ppc/mac_newworld: Restrict RAM to 2 GiBPhilippe Mathieu-Daudé1-0/+4
2021-05-02Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-hex-20210502' into...Peter Maydell40-636/+3754
2021-05-02Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-tcg-20210501' into...Peter Maydell7-85/+112
2021-05-01Hexagon (target/hexagon) CABAC decode binTaylor Simpson7-0/+193
2021-05-01Hexagon (target/hexagon) load into shifted register instructionsTaylor Simpson5-0/+504
2021-05-01Hexagon (target/hexagon) load and unpack bytes instructionsTaylor Simpson7-0/+661
2021-05-01Hexagon (target/hexagon) bit reverse (brev) addressingTaylor Simpson9-0/+241
2021-05-01Hexagon (target/hexagon) circular addressingTaylor Simpson9-23/+834
2021-05-01decodetree: Extend argument set syntax to allow typesRichard Henderson3-21/+36
2021-05-01decodetree: Add support for 64-bit instructionsLuis Fernando Fujita Pires1-7/+14
2021-05-01decodetree: More use of f-stringsRichard Henderson1-27/+23
2021-05-01decodetree: Introduce whex and whexC helpersRichard Henderson1-28/+38
2021-05-01exec: Remove accel/tcg/ from include pathsPhilippe Mathieu-Daudé4-7/+6
2021-05-01Hexagon (target/hexagon) add A4_addp_c/A4_subp_cTaylor Simpson5-0/+147
2021-05-01Hexagon (target/hexagon) add A6_vminub_RdPTaylor Simpson5-0/+94
2021-05-01Hexagon (target/hexagon) add A5_ACS (vacsh)Taylor Simpson6-0/+129
2021-05-01Hexagon (target/hexagon) add F2_sfinvsqrtaTaylor Simpson9-1/+121
2021-05-01Hexagon (target/hexagon) add F2_sfrecipa instructionTaylor Simpson10-3/+252
2021-05-01Hexagon (target/hexagon) compile all debug codeTaylor Simpson6-94/+81
2021-05-01Hexagon (target/hexagon) move QEMU_GENERATE to only be on during macros.hTaylor Simpson1-1/+2
2021-05-01Hexagon (target/hexagon) cleanup reg_field_info definitionTaylor Simpson2-4/+3
2021-05-01Hexagon (target/hexagon) cleanup ternary operators in semanticsTaylor Simpson1-6/+6
2021-05-01Hexagon (target/hexagon) use softfloat for float-to-int conversionsTaylor Simpson7-259/+281
2021-05-01Hexagon (target/hexagon) replace float32_mul_pow2 with float32_scalbnTaylor Simpson1-17/+11
2021-05-01Hexagon (target/hexagon) use softfloat default NaN and tininessTaylor Simpson3-47/+8
2021-05-01Hexagon (target/hexagon) change type of softfloat_roundingmodesTaylor Simpson1-1/+1
2021-05-01Hexagon (target/hexagon) remove unused carry_from_add64 functionTaylor Simpson3-16/+0
2021-05-01Hexagon (target/hexagon) change variables from int to bool when appropriateTaylor Simpson6-59/+60
2021-05-01Hexagon (target/hexagon) decide if pred has been written at TCG gen timeTaylor Simpson5-10/+44
2021-05-01Hexagon (target/hexagon) properly generate TB end for DISAS_NORETURNTaylor Simpson2-32/+33
2021-05-01Hexagon (target/hexagon) use env_archcpu and env_cpuTaylor Simpson5-10/+5
2021-05-01Hexagon (target/hexagon) remove unnecessary inline directivesTaylor Simpson5-47/+46
2021-05-01Hexagon (target/hexagon) cleanup gen_log_predicated_reg_write_pairTaylor Simpson1-14/+13