index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2022-01-07
bsd-user/i386/target_arch_signal.h: Remove target_sigcontext
Warner Losh
1
-4
/
+0
2022-01-07
bsd-user: create a per-arch signal.c file
Warner Losh
3
-1
/
+3
2022-01-07
bsd-user/freebsd: Create common target_os_ucontext.h file
Warner Losh
2
-3
/
+35
2022-01-07
bsd-user/mips*: Remove mips support
Warner Losh
4
-243
/
+0
2022-01-08
target/riscv: Implement the stval/mtval illegal instruction
Alistair Francis
3
-0
/
+8
2022-01-08
target/riscv: Fixup setting GVA
Alistair Francis
1
-15
/
+6
2022-01-08
target/riscv: Set the opcode in DisasContext
Alistair Francis
1
-0
/
+2
2022-01-08
target/riscv: actual functions to realize crs 128-bit insns
Frédéric Pétrot
3
-30
/
+175
2022-01-08
target/riscv: modification of the trans_csrxx for 128-bit support
Frédéric Pétrot
1
-43
/
+158
2022-01-08
target/riscv: helper functions to wrap calls to 128-bit csr insns
Frédéric Pétrot
4
-0
/
+69
2022-01-08
target/riscv: adding high part of some csrs
Frédéric Pétrot
2
-0
/
+6
2022-01-08
target/riscv: support for 128-bit M extension
Frédéric Pétrot
6
-13
/
+295
2022-01-08
target/riscv: support for 128-bit arithmetic instructions
Frédéric Pétrot
5
-49
/
+222
2022-01-08
target/riscv: support for 128-bit shift instructions
Frédéric Pétrot
4
-44
/
+270
2022-01-08
target/riscv: support for 128-bit U-type instructions
Frédéric Pétrot
2
-4
/
+25
2022-01-08
target/riscv: support for 128-bit bitwise instructions
Frédéric Pétrot
1
-2
/
+19
2022-01-08
target/riscv: accessors to registers upper part and 128-bit load/store
Frédéric Pétrot
4
-10
/
+163
2022-01-08
target/riscv: moving some insns close to similar insns
Frédéric Pétrot
1
-17
/
+17
2022-01-08
target/riscv: setup everything for rv64 to support rv128 execution
Frédéric Pétrot
5
-0
/
+32
2022-01-08
target/riscv: array for the 64 upper bits of 128-bit registers
Frédéric Pétrot
4
-1
/
+35
2022-01-08
target/riscv: separation of bitwise logic and arithmetic helpers
Frédéric Pétrot
3
-9
/
+36
2022-01-08
target/riscv: additional macros to check instruction support
Frédéric Pétrot
1
-4
/
+16
2022-01-08
qemu/int128: addition of div/rem 128-bit operations
Frédéric Pétrot
3
-0
/
+175
2022-01-08
exec/memop: Adding signed quad and octo defines
Frédéric Pétrot
1
-0
/
+7
2022-01-08
exec/memop: Adding signedness to quad definitions
Frédéric Pétrot
47
-311
/
+311
2022-01-08
target/riscv: Fix position of 'experimental' comment
Philipp Tomsich
1
-1
/
+2
2022-01-08
target/riscv: rvv-1.0: Call the correct RVF/RVD check function for narrowing ...
Frank Chang
1
-8
/
+24
2022-01-08
target/riscv: rvv-1.0: Call the correct RVF/RVD check function for widening f...
Frank Chang
1
-9
/
+25
2022-01-08
target/riscv: rvv-1.0: Call the correct RVF/RVD check function for widening f...
Frank Chang
1
-4
/
+8
2022-01-08
roms/opensbi: Upgrade from v0.9 to v1.0
Bin Meng
5
-0
/
+0
2022-01-08
hw/riscv: virt: Allow support for 32 cores
Alistair Francis
1
-1
/
+1
2022-01-08
hw/riscv: Use error_fatal for SoC realisation
Alistair Francis
4
-4
/
+4
2022-01-08
target/riscv: Enable the Hypervisor extension by default
Alistair Francis
1
-1
/
+1
2022-01-08
target/riscv: Mark the Hypervisor extension as non experimental
Alistair Francis
1
-1
/
+1
2022-01-08
hw/intc: sifive_plic: Cleanup remaining functions
Alistair Francis
1
-87
/
+22
2022-01-08
hw/intc: sifive_plic: Cleanup the read function
Alistair Francis
1
-44
/
+11
2022-01-08
hw/intc: sifive_plic: Cleanup the write function
Alistair Francis
1
-49
/
+27
2022-01-08
hw/intc: sifive_plic: Add a reset function
Alistair Francis
1
-0
/
+18
2022-01-08
hw/dma: sifive_pdma: permit 4/8-byte access size of PDMA registers
Jim Shu
1
-0
/
+4
2022-01-08
hw/dma: sifive_pdma: support high 32-bit access of 64-bit register
Jim Shu
1
-22
/
+155
2022-01-08
target/riscv/pmp: fix no pmp illegal intrs
Nikita Shubin
1
-1
/
+2
2022-01-07
Merge tag 'for_upstream' of git://git.kernel.org/pub/scm/virt/kvm/mst/qemu in...
Richard Henderson
56
-493
/
+1202
2022-01-07
tests: acpi: Add updated TPM related tables
Stefan Berger
3
-2
/
+0
2022-01-07
acpi: tpm: Add missing device identification objects
Stefan Berger
2
-0
/
+8
2022-01-07
tests: acpi: prepare for updated TPM related tables
Stefan Berger
1
-0
/
+2
2022-01-07
virtio/vhost-vsock: don't double close vhostfd, remove redundant cleanup
Daniil Tatianin
1
-6
/
+5
2022-01-07
hw/scsi/vhost-scsi: don't double close vhostfd on error
Daniil Tatianin
1
-1
/
+8
2022-01-07
hw/scsi/vhost-scsi: don't leak vqs on error
Daniil Tatianin
1
-2
/
+4
2022-01-07
docs: reSTify virtio-balloon-stats documentation and move to docs/interop
Thomas Huth
3
-28
/
+32
2022-01-07
hw/i386/pc: Add missing property descriptions
Thomas Huth
1
-0
/
+8
[prev]
[next]