index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2013-12-17
hw/arm/digic: add UART support
Antony Pavlov
5
-0
/
+261
2013-12-17
hw/arm/digic: add timer support
Antony Pavlov
5
-0
/
+244
2013-12-17
hw/arm/digic: prepare DIGIC-based boards support
Antony Pavlov
3
-0
/
+86
2013-12-17
hw/arm: add very initial support for Canon DIGIC SoC
Antony Pavlov
4
-0
/
+108
2013-12-17
target-arm: A64: add support for logical (immediate) insns
Alexander Graf
1
-2
/
+173
2013-12-17
target-arm: A64: add support for 1-src CLS insn
Claudio Fontana
3
-1
/
+31
2013-12-17
host-utils: add clrsb32/64 - count leading redundant sign bits
Claudio Fontana
1
-0
/
+32
2013-12-17
target-arm: A64: add support for bitfield insns
Claudio Fontana
1
-2
/
+54
2013-12-17
target-arm: A64: add support for 1-src REV insns
Claudio Fontana
1
-1
/
+72
2013-12-17
target-arm: A64: add support for 1-src RBIT insn
Alexander Graf
3
-0
/
+39
2013-12-17
target-arm: A64: add support for 1-src data processing and CLZ
Claudio Fontana
3
-2
/
+56
2013-12-17
target-arm: A64: add support for 2-src shift reg insns
Alexander Graf
1
-0
/
+22
2013-12-17
target-arm: A64: add support for 2-src data processing and DIV
Alexander Graf
3
-2
/
+93
2013-12-17
target-arm: A64: add support for EXTR
Alexander Graf
1
-2
/
+47
2013-12-17
target-arm: A64: add support for ADR and ADRP
Alexander Graf
1
-2
/
+23
2013-12-17
target-arm: A64: add support for logical (shifted register)
Alexander Graf
1
-6
/
+191
2013-12-17
target-arm: A64: add support for conditional select
Claudio Fontana
1
-2
/
+65
2013-12-17
target-arm: A64: add support for compare and branch imm
Alexander Graf
1
-2
/
+44
2013-12-17
target-arm: A64: add support for 'test and branch' imm
Alexander Graf
1
-2
/
+25
2013-12-17
target-arm: A64: add support for conditional branches
Alexander Graf
3
-7
/
+38
2013-12-17
target-arm: A64: add support for BR, BLR and RET insns
Alexander Graf
1
-2
/
+41
2013-12-17
target-arm: A64: add support for B and BL insns
Alexander Graf
2
-2
/
+65
2013-12-17
target-arm: A64: expand decoding skeleton for system instructions
Claudio Fontana
1
-2
/
+129
2013-12-17
target-arm: A64: provide skeleton for a64 insn decoding
Claudio Fontana
1
-8
/
+362
2013-12-17
target-arm: A64: add stubs for a64 specific helpers
Alexander Graf
4
-1
/
+48
2013-12-17
target-arm: Support fp registers in gdb stub
Peter Maydell
3
-2
/
+134
2013-12-17
target-arm: A64: provide functions for accessing FPCR and FPSR
Peter Maydell
1
-0
/
+28
2013-12-17
target-arm: A64: add set_pc cpu method
Alexander Graf
1
-0
/
+11
2013-12-17
target-arm: Split A64 from A32/T32 gen_intermediate_code_internal()
Peter Maydell
3
-45
/
+246
2013-12-17
default-configs: Add config for aarch64-softmmu
Peter Maydell
1
-0
/
+6
2013-12-17
hw/arm/boot: Add boot support for AArch64 processor
Mian M. Hamayun
1
-5
/
+38
2013-12-17
hw/arm/boot: Allow easier swapping in of different loader code
Peter Maydell
1
-45
/
+107
2013-12-17
configure: Enable KVM for aarch64 host/target combination
Peter Maydell
1
-1
/
+1
2013-12-17
target-arm: Add minimal KVM AArch64 support
Mian M. Hamayun
3
-0
/
+209
2013-12-17
target-arm: Clean up handling of AArch64 PSTATE
Peter Maydell
5
-20
/
+78
2013-12-17
target-arm/kvm: Split 32 bit only code into its own file
Peter Maydell
3
-491
/
+516
2013-12-17
ARM: arm_cpu_reset: make it possible to use high vectors for reset_exc
Antony Pavlov
1
-0
/
+5
2013-12-17
ARM: cpu: add "reset_hivecs" property
Antony Pavlov
2
-0
/
+14
2013-12-17
arm/highbank.c: Fix MPCore periphbase name
Peter Crosthwaite
1
-7
/
+8
2013-12-17
arm/xilinx_zynq: Implement CBAR initialisation
Peter Crosthwaite
1
-1
/
+8
2013-12-17
arm/xilinx_zynq: Use object_new() rather than cpu_arm_init()
Peter Crosthwaite
1
-3
/
+9
2013-12-17
arm/highbank: Fix CBAR initialisation
Peter Crosthwaite
1
-3
/
+5
2013-12-17
arm/highbank: Use object_new() rather than cpu_arm_init()
Peter Crosthwaite
1
-3
/
+9
2013-12-17
target-arm/cpu: Convert reset CBAR to a property
Peter Crosthwaite
1
-0
/
+17
2013-12-17
target-arm: Define and use ARM_FEATURE_CBAR
Peter Crosthwaite
3
-9
/
+13
2013-12-17
target-arm/helper.c: Allow cp15.c15 dummy override
Peter Crosthwaite
1
-1
/
+2
2013-12-17
Fix NOR flash device ID reading
Roy Franz
2
-23
/
+88
2013-12-17
Fix CFI query responses for NOR flash
Roy Franz
1
-11
/
+94
2013-12-17
Add max device width parameter for NOR devices
Roy Franz
1
-0
/
+25
2013-12-17
Set proper device-width for vexpress flash
Roy Franz
1
-10
/
+34
[next]