diff options
author | Blue Swirl <blauwirbel@gmail.com> | 2010-10-31 09:24:14 +0000 |
---|---|---|
committer | Blue Swirl <blauwirbel@gmail.com> | 2010-10-31 09:24:14 +0000 |
commit | 97bf4851fe2542635ebe33bdd1473012a2421b42 (patch) | |
tree | 9116cd7180ec1b2d4c8d65e52fc5b69d2a571a7f /trace-events | |
parent | b45e9c05dbacba8e992f0bffeca04c6379c3ad45 (diff) | |
download | qemu-97bf4851fe2542635ebe33bdd1473012a2421b42.zip qemu-97bf4851fe2542635ebe33bdd1473012a2421b42.tar.gz qemu-97bf4851fe2542635ebe33bdd1473012a2421b42.tar.bz2 |
sparc32: convert debug printf statements to tracepoints
Replace debug printf statements with tracepoints.
Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
Diffstat (limited to 'trace-events')
-rw-r--r-- | trace-events | 108 |
1 files changed, 108 insertions, 0 deletions
diff --git a/trace-events b/trace-events index ed2055e..947f8b0 100644 --- a/trace-events +++ b/trace-events @@ -81,3 +81,111 @@ disable apic_mem_writel(uint64_t addr, uint32_t val) "%"PRIx64" = %08x" disable apic_reset_irq_delivered(int apic_irq_delivered) "old coalescing %d" disable apic_get_irq_delivered(int apic_irq_delivered) "returning coalescing %d" disable apic_set_irq(int apic_irq_delivered) "coalescing %d" + +# hw/cs4231.c +disable cs4231_mem_readl_dreg(uint32_t reg, uint32_t ret) "read dreg %d: 0x%02x" +disable cs4231_mem_readl_reg(uint32_t reg, uint32_t ret) "read reg %d: 0x%08x" +disable cs4231_mem_writel_reg(uint32_t reg, uint32_t old, uint32_t val) "write reg %d: 0x%08x -> 0x%08x" +disable cs4231_mem_writel_dreg(uint32_t reg, uint32_t old, uint32_t val) "write dreg %d: 0x%02x -> 0x%02x" + +# hw/eccmemctl.c +disable ecc_mem_writel_mer(uint32_t val) "Write memory enable %08x" +disable ecc_mem_writel_mdr(uint32_t val) "Write memory delay %08x" +disable ecc_mem_writel_mfsr(uint32_t val) "Write memory fault status %08x" +disable ecc_mem_writel_vcr(uint32_t val) "Write slot configuration %08x" +disable ecc_mem_writel_dr(uint32_t val) "Write diagnostic %08x" +disable ecc_mem_writel_ecr0(uint32_t val) "Write event count 1 %08x" +disable ecc_mem_writel_ecr1(uint32_t val) "Write event count 2 %08x" +disable ecc_mem_readl_mer(uint32_t ret) "Read memory enable %08x" +disable ecc_mem_readl_mdr(uint32_t ret) "Read memory delay %08x" +disable ecc_mem_readl_mfsr(uint32_t ret) "Read memory fault status %08x" +disable ecc_mem_readl_vcr(uint32_t ret) "Read slot configuration %08x" +disable ecc_mem_readl_mfar0(uint32_t ret) "Read memory fault address 0 %08x" +disable ecc_mem_readl_mfar1(uint32_t ret) "Read memory fault address 1 %08x" +disable ecc_mem_readl_dr(uint32_t ret) "Read diagnostic %08x" +disable ecc_mem_readl_ecr0(uint32_t ret) "Read event count 1 %08x" +disable ecc_mem_readl_ecr1(uint32_t ret) "Read event count 2 %08x" +disable ecc_diag_mem_writeb(uint64_t addr, uint32_t val) "Write diagnostic %"PRId64" = %02x" +disable ecc_diag_mem_readb(uint64_t addr, uint32_t ret) "Read diagnostic %"PRId64"= %02x" + +# hw/lance.c +disable lance_mem_readw(uint64_t addr, uint32_t ret) "addr=%"PRIx64"val=0x%04x" +disable lance_mem_writew(uint64_t addr, uint32_t val) "addr=%"PRIx64"val=0x%04x" + +# hw/slavio_intctl.c +disable slavio_intctl_mem_readl(uint32_t cpu, uint64_t addr, uint32_t ret) "read cpu %d reg 0x%"PRIx64" = %x" +disable slavio_intctl_mem_writel(uint32_t cpu, uint64_t addr, uint32_t val) "write cpu %d reg 0x%"PRIx64" = %x" +disable slavio_intctl_mem_writel_clear(uint32_t cpu, uint32_t val, uint32_t intreg_pending) "Cleared cpu %d irq mask %x, curmask %x" +disable slavio_intctl_mem_writel_set(uint32_t cpu, uint32_t val, uint32_t intreg_pending) "Set cpu %d irq mask %x, curmask %x" +disable slavio_intctlm_mem_readl(uint64_t addr, uint32_t ret) "read system reg 0x%"PRIx64" = %x" +disable slavio_intctlm_mem_writel(uint64_t addr, uint32_t val) "write system reg 0x%"PRIx64" = %x" +disable slavio_intctlm_mem_writel_enable(uint32_t val, uint32_t intregm_disabled) "Enabled master irq mask %x, curmask %x" +disable slavio_intctlm_mem_writel_disable(uint32_t val, uint32_t intregm_disabled) "Disabled master irq mask %x, curmask %x" +disable slavio_intctlm_mem_writel_target(uint32_t cpu) "Set master irq cpu %d" +disable slavio_check_interrupts(uint32_t pending, uint32_t intregm_disabled) "pending %x disabled %x" +disable slavio_set_irq(uint32_t target_cpu, int irq, uint32_t pil, int level) "Set cpu %d irq %d -> pil %d level %d" +disable slavio_set_timer_irq_cpu(int cpu, int level) "Set cpu %d local timer level %d" + +# hw/slavio_misc.c +disable slavio_misc_update_irq_raise(void) "Raise IRQ" +disable slavio_misc_update_irq_lower(void) "Lower IRQ" +disable slavio_set_power_fail(int power_failing, uint8_t config) "Power fail: %d, config: %d" +disable slavio_cfg_mem_writeb(uint32_t val) "Write config %02x" +disable slavio_cfg_mem_readb(uint32_t ret) "Read config %02x" +disable slavio_diag_mem_writeb(uint32_t val) "Write diag %02x" +disable slavio_diag_mem_readb(uint32_t ret) "Read diag %02x" +disable slavio_mdm_mem_writeb(uint32_t val) "Write modem control %02x" +disable slavio_mdm_mem_readb(uint32_t ret) "Read modem control %02x" +disable slavio_aux1_mem_writeb(uint32_t val) "Write aux1 %02x" +disable slavio_aux1_mem_readb(uint32_t ret) "Read aux1 %02x" +disable slavio_aux2_mem_writeb(uint32_t val) "Write aux2 %02x" +disable slavio_aux2_mem_readb(uint32_t ret) "Read aux2 %02x" +disable apc_mem_writeb(uint32_t val) "Write power management %02x" +disable apc_mem_readb(uint32_t ret) "Read power management %02x" +disable slavio_sysctrl_mem_writel(uint32_t val) "Write system control %08x" +disable slavio_sysctrl_mem_readl(uint32_t ret) "Read system control %08x" +disable slavio_led_mem_writew(uint32_t val) "Write diagnostic LED %04x" +disable slavio_led_mem_readw(uint32_t ret) "Read diagnostic LED %04x" + +# hw/slavio_timer.c +disable slavio_timer_get_out(uint64_t limit, uint32_t counthigh, uint32_t count) "limit %"PRIx64" count %x%08x" +disable slavio_timer_irq(uint32_t counthigh, uint32_t count) "callback: count %x%08x" +disable slavio_timer_mem_readl_invalid(uint64_t addr) "invalid read address %"PRIx64"" +disable slavio_timer_mem_readl(uint64_t addr, uint32_t ret) "read %"PRIx64" = %08x" +disable slavio_timer_mem_writel(uint64_t addr, uint32_t val) "write %"PRIx64" = %08x" +disable slavio_timer_mem_writel_limit(unsigned int timer_index, uint64_t count) "processor %d user timer set to %016"PRIx64"" +disable slavio_timer_mem_writel_counter_invalid(void) "not user timer" +disable slavio_timer_mem_writel_status_start(unsigned int timer_index) "processor %d user timer started" +disable slavio_timer_mem_writel_status_stop(unsigned int timer_index) "processor %d user timer stopped" +disable slavio_timer_mem_writel_mode_user(unsigned int timer_index) "processor %d changed from counter to user timer" +disable slavio_timer_mem_writel_mode_counter(unsigned int timer_index) "processor %d changed from user timer to counter" +disable slavio_timer_mem_writel_mode_invalid(void) "not system timer" +disable slavio_timer_mem_writel_invalid(uint64_t addr) "invalid write address %"PRIx64"" + +# hw/sparc32_dma.c +disable ledma_memory_read(uint64_t addr) "DMA read addr 0x%"PRIx64"" +disable ledma_memory_write(uint64_t addr) "DMA write addr 0x%"PRIx64"" +disable sparc32_dma_set_irq_raise(void) "Raise IRQ" +disable sparc32_dma_set_irq_lower(void) "Lower IRQ" +disable espdma_memory_read(uint32_t addr) "DMA read addr 0x%08x" +disable espdma_memory_write(uint32_t addr) "DMA write addr 0x%08x" +disable sparc32_dma_mem_readl(uint64_t addr, uint32_t ret) "read dmareg %"PRIx64": 0x%08x" +disable sparc32_dma_mem_writel(uint64_t addr, uint32_t old, uint32_t val) "write dmareg %"PRIx64": 0x%08x -> 0x%08x" +disable sparc32_dma_enable_raise(void) "Raise DMA enable" +disable sparc32_dma_enable_lower(void) "Lower DMA enable" + +# hw/sun4m.c +disable sun4m_cpu_interrupt(unsigned int level) "Set CPU IRQ %d" +disable sun4m_cpu_reset_interrupt(unsigned int level) "Reset CPU IRQ %d" +disable sun4m_cpu_set_irq_raise(int level) "Raise CPU IRQ %d" +disable sun4m_cpu_set_irq_lower(int level) "Lower CPU IRQ %d" + +# hw/sun4m_iommu.c +disable sun4m_iommu_mem_readl(uint64_t addr, uint32_t ret) "read reg[%"PRIx64"] = %x" +disable sun4m_iommu_mem_writel(uint64_t addr, uint32_t val) "write reg[%"PRIx64"] = %x" +disable sun4m_iommu_mem_writel_ctrl(uint64_t iostart) "iostart = %"PRIx64"" +disable sun4m_iommu_mem_writel_tlbflush(uint32_t val) "tlb flush %x" +disable sun4m_iommu_mem_writel_pgflush(uint32_t val) "page flush %x" +disable sun4m_iommu_page_get_flags(uint64_t pa, uint64_t iopte, uint32_t ret) "get flags addr %"PRIx64" => pte %"PRIx64", *pte = %x" +disable sun4m_iommu_translate_pa(uint64_t addr, uint64_t pa, uint32_t iopte) "xlate dva %"PRIx64" => pa %"PRIx64" iopte = %x" +disable sun4m_iommu_bad_addr(uint64_t addr) "bad addr %"PRIx64"" |