aboutsummaryrefslogtreecommitdiff
path: root/tests
diff options
context:
space:
mode:
authorRichard Henderson <richard.henderson@linaro.org>2023-10-31 07:32:15 -0700
committerPeter Maydell <peter.maydell@linaro.org>2023-11-02 13:36:45 +0000
commitb11293c212c2927fcea1befc50dabec9baba4fcc (patch)
tree074fa995c448d003c909deaa5f7a609e0b65cd0b /tests
parent854c001f121578c96b023b5db0c5550250505a0e (diff)
downloadqemu-b11293c212c2927fcea1befc50dabec9baba4fcc.zip
qemu-b11293c212c2927fcea1befc50dabec9baba4fcc.tar.gz
qemu-b11293c212c2927fcea1befc50dabec9baba4fcc.tar.bz2
target/arm: Fix SVE STR increment
The previous change missed updating one of the increments and one of the MemOps. Add a test case for all vector lengths. Cc: qemu-stable@nongnu.org Fixes: e6dd5e782be ("target/arm: Use tcg_gen_qemu_{ld, st}_i128 in gen_sve_{ld, st}r") Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Message-id: 20231031143215.29764-1-richard.henderson@linaro.org [PMM: fixed checkpatch nit] Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'tests')
-rw-r--r--tests/tcg/aarch64/Makefile.target6
-rw-r--r--tests/tcg/aarch64/sve-str.c49
2 files changed, 54 insertions, 1 deletions
diff --git a/tests/tcg/aarch64/Makefile.target b/tests/tcg/aarch64/Makefile.target
index 0c84b61..cded1d0 100644
--- a/tests/tcg/aarch64/Makefile.target
+++ b/tests/tcg/aarch64/Makefile.target
@@ -103,7 +103,11 @@ sha512-sve: CFLAGS=-O3 -march=armv8.1-a+sve
sha512-sve: sha512.c
$(CC) $(CFLAGS) $(EXTRA_CFLAGS) $< -o $@ $(LDFLAGS)
-TESTS += sha512-sve
+sve-str: CFLAGS=-O1 -march=armv8.1-a+sve
+sve-str: sve-str.c
+ $(CC) $(CFLAGS) $(EXTRA_CFLAGS) $< -o $@ $(LDFLAGS)
+
+TESTS += sha512-sve sve-str
ifneq ($(GDB),)
GDB_SCRIPT=$(SRC_PATH)/tests/guest-debug/run-test.py
diff --git a/tests/tcg/aarch64/sve-str.c b/tests/tcg/aarch64/sve-str.c
new file mode 100644
index 0000000..ae271c9
--- /dev/null
+++ b/tests/tcg/aarch64/sve-str.c
@@ -0,0 +1,49 @@
+#include <stdio.h>
+#include <sys/prctl.h>
+
+#define N (256 + 16)
+
+static int __attribute__((noinline)) test(int vl)
+{
+ unsigned char buf[N];
+ int err = 0;
+
+ for (int i = 0; i < N; ++i) {
+ buf[i] = (unsigned char)i;
+ }
+
+ asm volatile (
+ "mov z0.b, #255\n\t"
+ "str z0, %0"
+ : : "m" (buf) : "z0", "memory");
+
+ for (int i = 0; i < vl; ++i) {
+ if (buf[i] != 0xff) {
+ fprintf(stderr, "vl %d, index %d, expected 255, got %d\n",
+ vl, i, buf[i]);
+ err = 1;
+ }
+ }
+
+ for (int i = vl; i < N; ++i) {
+ if (buf[i] != (unsigned char)i) {
+ fprintf(stderr, "vl %d, index %d, expected %d, got %d\n",
+ vl, i, (unsigned char)i, buf[i]);
+ err = 1;
+ }
+ }
+
+ return err;
+}
+
+int main()
+{
+ int err = 0;
+
+ for (int i = 16; i <= 256; i += 16) {
+ if (prctl(PR_SVE_SET_VL, i, 0, 0, 0, 0) == i) {
+ err |= test(i);
+ }
+ }
+ return err;
+}