diff options
author | Peter Maydell <peter.maydell@linaro.org> | 2014-01-04 22:15:45 +0000 |
---|---|---|
committer | Peter Maydell <peter.maydell@linaro.org> | 2014-01-07 19:17:59 +0000 |
commit | e4fe830b50b56561dae5b5c79c6eb63cc2e94a3d (patch) | |
tree | 8e2675c04f8ce7d50a91a7de75735b42770d6e4c /tcg | |
parent | b0d2b7d0f084f6b33acf7c722790da683916fee3 (diff) | |
download | qemu-e4fe830b50b56561dae5b5c79c6eb63cc2e94a3d.zip qemu-e4fe830b50b56561dae5b5c79c6eb63cc2e94a3d.tar.gz qemu-e4fe830b50b56561dae5b5c79c6eb63cc2e94a3d.tar.bz2 |
target-arm: Widen thread-local register state fields to 64 bits
The common pattern for system registers in a 64-bit capable ARM
CPU is that when in AArch32 the cp15 register is a view of the
bottom 32 bits of the 64-bit AArch64 system register; writes in
AArch32 leave the top half unchanged. The most natural way to
model this is to have the state field in the CPU struct be a
64 bit value, and simply have the AArch32 TCG code operate on
a pointer to its lower half.
For aarch64-linux-user the only registers we need to share like
this are the thread-local-storage ones. Widen their fields to
64 bits and provide the 64 bit reginfo struct to make them
visible in AArch64 state. Note that minor cleanup of the AArch64
system register encoding space means We can share the TPIDR_EL1
reginfo but need split encodings for TPIDR_EL0 and TPIDRRO_EL0.
Since we're touching almost every line in QEMU that uses the
c13_tls* fields in this patch anyway, we take the opportunity
to rename them in line with the standard ARM architectural names
for these registers.
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <rth@twiddle.net>
Diffstat (limited to 'tcg')
0 files changed, 0 insertions, 0 deletions