diff options
| author | Richard Henderson <rth@twiddle.net> | 2010-01-12 19:59:34 +0000 |
|---|---|---|
| committer | Blue Swirl <blauwirbel@gmail.com> | 2010-01-12 19:59:34 +0000 |
| commit | cc6dfecf02eadbdc14100dff54aec4df0c139393 (patch) | |
| tree | 5e16cac5c282dd7e3ff5270cb28aaa236c5b634a /tcg | |
| parent | 583d121520a81d07bacee7ebe9366d107c8b18b6 (diff) | |
| download | qemu-cc6dfecf02eadbdc14100dff54aec4df0c139393.zip qemu-cc6dfecf02eadbdc14100dff54aec4df0c139393.tar.gz qemu-cc6dfecf02eadbdc14100dff54aec4df0c139393.tar.bz2 | |
tcg-sparc: Implement ext32[su]_i64
The 32-bit right-shift instructions is defined to extend the shifted
output to 64-bits. A shift count of zero therefore is a simple
extension without actually shifting.
Signed-off-by: Richard Henderson <rth@twiddle.net>
Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
Diffstat (limited to 'tcg')
| -rw-r--r-- | tcg/sparc/tcg-target.c | 16 | ||||
| -rw-r--r-- | tcg/sparc/tcg-target.h | 5 |
2 files changed, 21 insertions, 0 deletions
diff --git a/tcg/sparc/tcg-target.c b/tcg/sparc/tcg-target.c index f6262d0..dd7a598 100644 --- a/tcg/sparc/tcg-target.c +++ b/tcg/sparc/tcg-target.c @@ -1238,6 +1238,20 @@ static inline void tcg_out_op(TCGContext *s, int opc, const TCGArg *args, ARITH_MULX); tcg_out_arith(s, args[0], args[1], TCG_REG_I5, ARITH_SUB); break; + case INDEX_op_ext32s_i64: + if (const_args[1]) { + tcg_out_movi(s, TCG_TYPE_I64, args[0], (int32_t)args[1]); + } else { + tcg_out_arithi(s, args[0], args[1], 0, SHIFT_SRA); + } + break; + case INDEX_op_ext32u_i64: + if (const_args[1]) { + tcg_out_movi_imm32(s, args[0], args[1]); + } else { + tcg_out_arithi(s, args[0], args[1], 0, SHIFT_SRL); + } + break; case INDEX_op_brcond_i64: tcg_out_brcond_i64(s, args[2], args[0], args[1], const_args[1], @@ -1344,6 +1358,8 @@ static const TCGTargetOpDef sparc_op_defs[] = { { INDEX_op_shl_i64, { "r", "r", "rJ" } }, { INDEX_op_shr_i64, { "r", "r", "rJ" } }, { INDEX_op_sar_i64, { "r", "r", "rJ" } }, + { INDEX_op_ext32s_i64, { "r", "ri" } }, + { INDEX_op_ext32u_i64, { "r", "ri" } }, { INDEX_op_brcond_i64, { "r", "rJ" } }, #endif diff --git a/tcg/sparc/tcg-target.h b/tcg/sparc/tcg-target.h index e00707b..d27ed5a 100644 --- a/tcg/sparc/tcg-target.h +++ b/tcg/sparc/tcg-target.h @@ -91,6 +91,11 @@ enum { #define TCG_TARGET_HAS_div_i32 #define TCG_TARGET_HAS_div_i64 +#if TCG_TARGET_REG_BITS == 64 +#define TCG_TARGET_HAS_ext32s_i64 +#define TCG_TARGET_HAS_ext32u_i64 +#endif + //#define TCG_TARGET_HAS_bswap32_i32 //#define TCG_TARGET_HAS_bswap64_i64 //#define TCG_TARGET_HAS_neg_i32 |