aboutsummaryrefslogtreecommitdiff
path: root/tcg/arm
diff options
context:
space:
mode:
authorRichard Henderson <richard.henderson@linaro.org>2023-04-19 12:43:17 +0200
committerRichard Henderson <richard.henderson@linaro.org>2023-05-16 15:21:39 -0700
commit7b8801071951c55dc506c1fca8b40ba292a28d6e (patch)
tree7a4827ed0648128338d658ccf52d29a77b12f53b /tcg/arm
parent933b331b306cd530a441d25245577f30ee0b938e (diff)
downloadqemu-7b8801071951c55dc506c1fca8b40ba292a28d6e.zip
qemu-7b8801071951c55dc506c1fca8b40ba292a28d6e.tar.gz
qemu-7b8801071951c55dc506c1fca8b40ba292a28d6e.tar.bz2
tcg: Introduce tcg_target_has_memory_bswap
Replace the unparameterized TCG_TARGET_HAS_MEMORY_BSWAP macro with a function with a memop argument. Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Diffstat (limited to 'tcg/arm')
-rw-r--r--tcg/arm/tcg-target.c.inc5
-rw-r--r--tcg/arm/tcg-target.h1
2 files changed, 5 insertions, 1 deletions
diff --git a/tcg/arm/tcg-target.c.inc b/tcg/arm/tcg-target.c.inc
index eb0542f..e5aed03 100644
--- a/tcg/arm/tcg-target.c.inc
+++ b/tcg/arm/tcg-target.c.inc
@@ -1325,6 +1325,11 @@ typedef struct {
bool index_scratch;
} HostAddress;
+bool tcg_target_has_memory_bswap(MemOp memop)
+{
+ return false;
+}
+
static TCGReg ldst_ra_gen(TCGContext *s, const TCGLabelQemuLdst *l, int arg)
{
/* We arrive at the slow path via "BLNE", so R14 contains l->raddr. */
diff --git a/tcg/arm/tcg-target.h b/tcg/arm/tcg-target.h
index def2a18..4c2d333 100644
--- a/tcg/arm/tcg-target.h
+++ b/tcg/arm/tcg-target.h
@@ -150,7 +150,6 @@ extern bool use_neon_instructions;
#define TCG_TARGET_HAS_cmpsel_vec 0
#define TCG_TARGET_DEFAULT_MO (0)
-#define TCG_TARGET_HAS_MEMORY_BSWAP 0
#define TCG_TARGET_NEED_LDST_LABELS
#define TCG_TARGET_NEED_POOL_LABELS