diff options
author | Richard Henderson <richard.henderson@linaro.org> | 2018-12-17 19:35:46 -0800 |
---|---|---|
committer | Richard Henderson <richard.henderson@linaro.org> | 2019-01-28 07:03:34 -0800 |
commit | dd0a0fcdd8848c2a18970c44a62bd8f394c2b495 (patch) | |
tree | 5851b9d1238e4aa68b41982439fdd34e99215d75 /tcg/README | |
parent | 8afaf0506606f8003ef696df849c5a98637a7a83 (diff) | |
download | qemu-dd0a0fcdd8848c2a18970c44a62bd8f394c2b495.zip qemu-dd0a0fcdd8848c2a18970c44a62bd8f394c2b495.tar.gz qemu-dd0a0fcdd8848c2a18970c44a62bd8f394c2b495.tar.bz2 |
tcg: Add opcodes for vector minmax arithmetic
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Diffstat (limited to 'tcg/README')
-rw-r--r-- | tcg/README | 10 |
1 files changed, 10 insertions, 0 deletions
@@ -554,6 +554,16 @@ E.g. VECL=1 -> 64 << 1 -> v128, and VECE=2 -> 1 << 2 -> i32. Similarly, v0 = -v1. +* smin_vec: +* umin_vec: + + Similarly, v0 = MIN(v1, v2), for signed and unsigned element types. + +* smax_vec: +* umax_vec: + + Similarly, v0 = MAX(v1, v2), for signed and unsigned element types. + * ssadd_vec: * sssub_vec: * usadd_vec: |