aboutsummaryrefslogtreecommitdiff
path: root/target
diff options
context:
space:
mode:
authorJoe Komlodi <joe.komlodi@xilinx.com>2020-05-11 10:49:06 -0700
committerEdgar E. Iglesias <edgar.iglesias@xilinx.com>2020-05-14 13:44:36 +0200
commit2016a6a765ad5283609183a5aa14d14285aaca6e (patch)
treeb0b3586a4c54bc97d95e70565686f075a67ddd7f /target
parent7cdae31d3a654d6487727809b27dd8e88874fd50 (diff)
downloadqemu-2016a6a765ad5283609183a5aa14d14285aaca6e.zip
qemu-2016a6a765ad5283609183a5aa14d14285aaca6e.tar.gz
qemu-2016a6a765ad5283609183a5aa14d14285aaca6e.tar.bz2
target/microblaze: Fix FPU2 instruction check
The check to see if we can use FPU2 instructions would return 0 if cfg.use_fpu == 2, rather than returning the PVR2_USE_FPU2_MASK. This would cause all FPU2 instructions (fsqrt, flt, fint) to not be used. Signed-off-by: Joe Komlodi <komlodi@xilinx.com> Reviewed-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com> Message-Id: <1589219346-106769-2-git-send-email-komlodi@xilinx.com> Signed-off-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
Diffstat (limited to 'target')
-rw-r--r--target/microblaze/translate.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/target/microblaze/translate.c b/target/microblaze/translate.c
index 92b3630..8079724 100644
--- a/target/microblaze/translate.c
+++ b/target/microblaze/translate.c
@@ -1392,7 +1392,7 @@ static int dec_check_fpuv2(DisasContext *dc)
tcg_gen_movi_i64(cpu_SR[SR_ESR], ESR_EC_FPU);
t_gen_raise_exception(dc, EXCP_HW_EXCP);
}
- return (dc->cpu->cfg.use_fpu == 2) ? 0 : PVR2_USE_FPU2_MASK;
+ return (dc->cpu->cfg.use_fpu == 2) ? PVR2_USE_FPU2_MASK : 0;
}
static void dec_fpu(DisasContext *dc)