aboutsummaryrefslogtreecommitdiff
path: root/target/riscv/insn32-64.decode
diff options
context:
space:
mode:
authorAlistair Francis <Alistair.Francis@wdc.com>2019-05-06 22:49:53 +0000
committerPalmer Dabbelt <palmer@sifive.com>2019-06-23 23:44:41 -0700
commitb55d7d34f6adf7bd246ae2eabf2d66eb5e024a68 (patch)
tree110aa673d0c0ad9ae4af2606a507c4c170eb73ab /target/riscv/insn32-64.decode
parent474f3938d79ab36b9231c9ad3b5a9314c2aeacde (diff)
downloadqemu-b55d7d34f6adf7bd246ae2eabf2d66eb5e024a68.zip
qemu-b55d7d34f6adf7bd246ae2eabf2d66eb5e024a68.tar.gz
qemu-b55d7d34f6adf7bd246ae2eabf2d66eb5e024a68.tar.bz2
target/riscv: Allow setting ISA extensions via CPU props
This patch allows us to enable/disable the RISC-V ISA extensions from the QEMU command line. This works with the rv32 and rv64 machines. The idea is that in the future we can now add extensions and leave them disabled by default until enabled by the user. Signed-off-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
Diffstat (limited to 'target/riscv/insn32-64.decode')
0 files changed, 0 insertions, 0 deletions