diff options
| author | Palmer Dabbelt <palmer@sifive.com> | 2019-06-24 01:59:51 -0700 |
|---|---|---|
| committer | Palmer Dabbelt <palmer@sifive.com> | 2019-06-25 22:32:42 -0700 |
| commit | 591bddea8d874e1500921de0353818e5586618f5 (patch) | |
| tree | 89a3ca7210f98e3cdf6bd85ac83c228c87b28262 /target/riscv/cpu.h | |
| parent | 50fba816cd226001bec3e495c39879deb2fa5432 (diff) | |
| download | qemu-591bddea8d874e1500921de0353818e5586618f5.zip qemu-591bddea8d874e1500921de0353818e5586618f5.tar.gz qemu-591bddea8d874e1500921de0353818e5586618f5.tar.bz2 | |
RISC-V: Add support for the Zicsr extension
The various CSR instructions have been split out of the base ISA as part
of the ratification process. This patch adds a Zicsr argument, which
disables all the CSR instructions.
Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Diffstat (limited to 'target/riscv/cpu.h')
| -rw-r--r-- | target/riscv/cpu.h | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h index ba551cd..0adb307 100644 --- a/target/riscv/cpu.h +++ b/target/riscv/cpu.h @@ -224,6 +224,7 @@ typedef struct RISCVCPU { bool ext_u; bool ext_counters; bool ext_ifencei; + bool ext_icsr; char *priv_spec; char *user_spec; |