diff options
author | Alistair Francis <alistair.francis@wdc.com> | 2020-11-03 20:43:23 -0800 |
---|---|---|
committer | Alistair Francis <alistair.francis@wdc.com> | 2020-11-09 15:08:45 -0800 |
commit | c445593d30037d0c82241e8ec23eb845bca476e9 (patch) | |
tree | 82d58f9d6b1887110ffffd9ae7805c2607d4ebcc /target/riscv/cpu-param.h | |
parent | 3c8c36c9087da957f580a9bb5ebf7814a753d1c6 (diff) | |
download | qemu-c445593d30037d0c82241e8ec23eb845bca476e9.zip qemu-c445593d30037d0c82241e8ec23eb845bca476e9.tar.gz qemu-c445593d30037d0c82241e8ec23eb845bca476e9.tar.bz2 |
target/riscv: Add a virtualised MMU Mode
Add a new MMU mode that includes the current virt mode.
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 4b301bc0ea36da962fc1605371b65019ac3073df.1604464950.git.alistair.francis@wdc.com
Diffstat (limited to 'target/riscv/cpu-param.h')
-rw-r--r-- | target/riscv/cpu-param.h | 11 |
1 files changed, 10 insertions, 1 deletions
diff --git a/target/riscv/cpu-param.h b/target/riscv/cpu-param.h index 664fc1d..80eb615 100644 --- a/target/riscv/cpu-param.h +++ b/target/riscv/cpu-param.h @@ -18,6 +18,15 @@ # define TARGET_VIRT_ADDR_SPACE_BITS 32 /* sv32 */ #endif #define TARGET_PAGE_BITS 12 /* 4 KiB Pages */ -#define NB_MMU_MODES 4 +/* + * The current MMU Modes are: + * - U mode 0b000 + * - S mode 0b001 + * - M mode 0b011 + * - U mode HLV/HLVX/HSV 0b100 + * - S mode HLV/HLVX/HSV 0b101 + * - M mode HLV/HLVX/HSV 0b111 + */ +#define NB_MMU_MODES 8 #endif |