aboutsummaryrefslogtreecommitdiff
path: root/target/ppc/tcg-stub.c
diff options
context:
space:
mode:
authorNicholas Piggin <npiggin@gmail.com>2023-06-20 23:10:43 +1000
committerCédric Le Goater <clg@kaod.org>2023-06-25 22:41:30 +0200
commit5a5d3b23cb281d99ee6dd74afa41864428e35241 (patch)
tree11ff246b6108e853bfb38fa1a62509841c36111c /target/ppc/tcg-stub.c
parent74574c3845a046174993092cdc3c03f481dc2cf3 (diff)
downloadqemu-5a5d3b23cb281d99ee6dd74afa41864428e35241.zip
qemu-5a5d3b23cb281d99ee6dd74afa41864428e35241.tar.gz
qemu-5a5d3b23cb281d99ee6dd74afa41864428e35241.tar.bz2
target/ppc: Add SRR1 prefix indication to interrupt handlers
ISA v3.1 introduced prefix instructions. Among the changes, various synchronous interrupts report whether they were caused by a prefix instruction in (H)SRR1. The case of instruction fetch that causes an HDSI due to access of a process-scoped table faulting on the partition scoped translation is the tricky one. As with ISIs and HISIs, this does not try to set the prefix bit because there is no instruction image to be loaded. The HDSI needs the originating access type to be passed through to the handler to distinguish this from HDSIs that fault translating process scoped tables originating from a load or store instruction (in that case the prefix bit should be provided). Reviewed-by: Fabiano Rosas <farosas@suse.de> Signed-off-by: Nicholas Piggin <npiggin@gmail.com> [ clg: checkpatch issues ] Signed-off-by: Cédric Le Goater <clg@kaod.org>
Diffstat (limited to 'target/ppc/tcg-stub.c')
0 files changed, 0 insertions, 0 deletions