aboutsummaryrefslogtreecommitdiff
path: root/target/openrisc/cpu.h
diff options
context:
space:
mode:
authorRichard Henderson <rth@twiddle.net>2015-02-18 22:19:18 -0800
committerRichard Henderson <rth@twiddle.net>2017-02-14 08:14:59 +1100
commit930c3d0074ad0a5e26560f2133f82d803369bec3 (patch)
tree63e542ad7464a4994d4717bdbf7d501cf685a871 /target/openrisc/cpu.h
parentc56e3b86701501364a4756201b6a9db9454463ab (diff)
downloadqemu-930c3d0074ad0a5e26560f2133f82d803369bec3.zip
qemu-930c3d0074ad0a5e26560f2133f82d803369bec3.tar.gz
qemu-930c3d0074ad0a5e26560f2133f82d803369bec3.tar.bz2
target/openrisc: Implement lwa, swa
Signed-off-by: Richard Henderson <rth@twiddle.net>
Diffstat (limited to 'target/openrisc/cpu.h')
-rw-r--r--target/openrisc/cpu.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/target/openrisc/cpu.h b/target/openrisc/cpu.h
index 231c163..06d0e89 100644
--- a/target/openrisc/cpu.h
+++ b/target/openrisc/cpu.h
@@ -296,6 +296,9 @@ typedef struct CPUOpenRISCState {
uint32_t fpcsr; /* Float register */
float_status fp_status;
+ target_ulong lock_addr;
+ target_ulong lock_value;
+
uint32_t flags; /* cpu_flags, we only use it for exception
in solt so far. */
uint32_t btaken; /* the SR_F bit */