diff options
author | Philippe Mathieu-Daudé <f4bug@amsat.org> | 2021-01-10 22:44:59 +0100 |
---|---|---|
committer | Philippe Mathieu-Daudé <f4bug@amsat.org> | 2021-01-14 17:13:54 +0100 |
commit | fc63010e9bb9efa95221f2873edb2006a40d4b6c (patch) | |
tree | 769b0e12d9ba6b615b82589d578186b82d1a745c /target/mips/mips-defs.h | |
parent | 6648042afb23ad01866af821b5053351a6196ea3 (diff) | |
download | qemu-fc63010e9bb9efa95221f2873edb2006a40d4b6c.zip qemu-fc63010e9bb9efa95221f2873edb2006a40d4b6c.tar.gz qemu-fc63010e9bb9efa95221f2873edb2006a40d4b6c.tar.bz2 |
target/mips: Remove CPU_NANOMIPS32 definition
nanoMIPS not a CPU, but an ISA. The nanoMIPS ISA is already
defined as ISA_NANOMIPS32.
Remove this incorrect definition and update the single CPU
implementing it, the I7200.
Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20210112210152.2072996-3-f4bug@amsat.org>
Diffstat (limited to 'target/mips/mips-defs.h')
-rw-r--r-- | target/mips/mips-defs.h | 3 |
1 files changed, 0 insertions, 3 deletions
diff --git a/target/mips/mips-defs.h b/target/mips/mips-defs.h index b7879be..3704db8 100644 --- a/target/mips/mips-defs.h +++ b/target/mips/mips-defs.h @@ -86,9 +86,6 @@ #define CPU_MIPS32R6 (CPU_MIPS32R5 | ISA_MIPS_R6) #define CPU_MIPS64R6 (CPU_MIPS64R5 | CPU_MIPS32R6) -/* Wave Computing: "nanoMIPS" */ -#define CPU_NANOMIPS32 (CPU_MIPS32R6 | ISA_NANOMIPS32) - #define CPU_LOONGSON3A (CPU_MIPS64R2 | INSN_LOONGSON3A | ASE_LMMI | ASE_LEXT) /* |