aboutsummaryrefslogtreecommitdiff
path: root/target/mips/internal.h
diff options
context:
space:
mode:
authorPhilippe Mathieu-Daudé <f4bug@amsat.org>2018-10-16 11:52:35 +0200
committerAleksandar Markovic <amarkovic@wavecomp.com>2018-10-18 20:37:20 +0200
commitf9c9cd63e3dd84c5f052deec880ec92046bbe305 (patch)
tree653ce50b1956e532508445c3fc64b39f27024ae9 /target/mips/internal.h
parent8bacd1ffc702c35d34ccd29b1a20c0273c9759cb (diff)
downloadqemu-f9c9cd63e3dd84c5f052deec880ec92046bbe305.zip
qemu-f9c9cd63e3dd84c5f052deec880ec92046bbe305.tar.gz
qemu-f9c9cd63e3dd84c5f052deec880ec92046bbe305.tar.bz2
target/mips: Increase 'supported ISAs/ASEs' flag holder size
Increase the size of insn_flags holder size to 64 bits. This is needed for future extensions since existing bits are almost all used. Reviewed-by: Aleksandar Markovic <amarkovic@wavecomp.com> Signed-off-by: Aleksandar Markovic <amarkovic@wavecomp.com>
Diffstat (limited to 'target/mips/internal.h')
-rw-r--r--target/mips/internal.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/target/mips/internal.h b/target/mips/internal.h
index e41051f..bfe83ee 100644
--- a/target/mips/internal.h
+++ b/target/mips/internal.h
@@ -59,7 +59,7 @@ struct mips_def_t {
int32_t CP0_PageGrain_rw_bitmask;
int32_t CP0_PageGrain;
target_ulong CP0_EBaseWG_rw_bitmask;
- int insn_flags;
+ uint64_t insn_flags;
enum mips_mmu_types mmu_type;
};