diff options
| author | Yongbok Kim <yongbok.kim@mips.com> | 2019-12-20 10:29:34 +0100 |
|---|---|---|
| committer | Aleksandar Markovic <amarkovic@wavecomp.com> | 2020-01-29 19:28:52 +0100 |
| commit | 99029be1c2875cd857614397674bbf563ddb6f91 (patch) | |
| tree | 28c1dde351decde94f717efd13a1db2db8bd561d /target/mips/internal.h | |
| parent | feafe82cc2289a31b3e3f11dc76f3539ea22d670 (diff) | |
| download | qemu-99029be1c2875cd857614397674bbf563ddb6f91.zip qemu-99029be1c2875cd857614397674bbf563ddb6f91.tar.gz qemu-99029be1c2875cd857614397674bbf563ddb6f91.tar.bz2 | |
target/mips: Add implementation of GINVT instruction
Implement emulation of GINVT instruction. As QEMU doesn't support
caches and virtualization, this implementation covers only one
instruction (GINVT - Global Invalidate TLB) among all TLB-related
MIPS instructions.
Reviewed-by: Aleksandar Rikalo <aleksandar.rikalo@rt-rk.com>
Signed-off-by: Yongbok Kim <yongbok.kim@mips.com>
Signed-off-by: Aleksandar Markovic <amarkovic@wavecomp.com>
Message-Id: <1579883929-1517-5-git-send-email-aleksandar.markovic@rt-rk.com>
Diffstat (limited to 'target/mips/internal.h')
| -rw-r--r-- | target/mips/internal.h | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/target/mips/internal.h b/target/mips/internal.h index 3f435b5..df55f84 100644 --- a/target/mips/internal.h +++ b/target/mips/internal.h @@ -95,6 +95,7 @@ struct r4k_tlb_t { target_ulong VPN; uint32_t PageMask; uint16_t ASID; + uint32_t MMID; unsigned int G:1; unsigned int C0:3; unsigned int C1:3; |