diff options
| author | Taylor Simpson <tsimpson@quicinc.com> | 2021-02-26 02:57:23 -0800 |
|---|---|---|
| committer | Taylor Simpson <tsimpson@quicinc.com> | 2021-11-03 16:01:29 -0500 |
| commit | 9f1f2fe51e8a410dc8cbfbadcfd422a2195e7f06 (patch) | |
| tree | c63017245a84b88d3d7d565261e6c275360df295 /target/hexagon | |
| parent | ccd9eec874cf510aad54351fa7cf7c4624686287 (diff) | |
| download | qemu-9f1f2fe51e8a410dc8cbfbadcfd422a2195e7f06.zip qemu-9f1f2fe51e8a410dc8cbfbadcfd422a2195e7f06.tar.gz qemu-9f1f2fe51e8a410dc8cbfbadcfd422a2195e7f06.tar.bz2 | |
Hexagon HVX (target/hexagon) C preprocessor for decode tree
Acked-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Taylor Simpson <tsimpson@quicinc.com>
Diffstat (limited to 'target/hexagon')
| -rw-r--r-- | target/hexagon/gen_dectree_import.c | 13 |
1 files changed, 13 insertions, 0 deletions
diff --git a/target/hexagon/gen_dectree_import.c b/target/hexagon/gen_dectree_import.c index 5b7ecfc..ee35467 100644 --- a/target/hexagon/gen_dectree_import.c +++ b/target/hexagon/gen_dectree_import.c @@ -40,6 +40,11 @@ const char * const opcode_names[] = { * Q6INSN(A2_add,"Rd32=add(Rs32,Rt32)",ATTRIBS(), * "Add 32-bit registers", * { RdV=RsV+RtV;}) + * HVX instructions have the following form + * EXTINSN(V6_vinsertwr, "Vx32.w=vinsert(Rt32)", + * ATTRIBS(A_EXTENSION,A_CVI,A_CVI_VX,A_CVI_LATE), + * "Insert Word Scalar into Vector", + * VxV.uw[0] = RtV;) */ const char * const opcode_syntax[XX_LAST_OPCODE] = { #define Q6INSN(TAG, BEH, ATTRIBS, DESCR, SEM) \ @@ -105,6 +110,14 @@ static const char *get_opcode_enc(int opcode) static const char *get_opcode_enc_class(int opcode) { + const char *tmp = opcode_encodings[opcode].encoding; + if (tmp == NULL) { + const char *test = "V6_"; /* HVX */ + const char *name = opcode_names[opcode]; + if (strncmp(name, test, strlen(test)) == 0) { + return "EXT_mmvec"; + } + } return opcode_enc_class_names[opcode_encodings[opcode].enc_class]; } |