diff options
| author | Richard Henderson <richard.henderson@linaro.org> | 2020-02-07 14:04:27 +0000 |
|---|---|---|
| committer | Peter Maydell <peter.maydell@linaro.org> | 2020-02-07 14:04:27 +0000 |
| commit | cb092fbbaeb7b4e91b3f9c53150c8160f91577c7 (patch) | |
| tree | 05bf3ccf25a8df34ce1d9c5299fb8015b3a5c992 /target/arm | |
| parent | cc28fc30e333dc2f20ebfde54444697e26cd8f6d (diff) | |
| download | qemu-cb092fbbaeb7b4e91b3f9c53150c8160f91577c7.zip qemu-cb092fbbaeb7b4e91b3f9c53150c8160f91577c7.tar.gz qemu-cb092fbbaeb7b4e91b3f9c53150c8160f91577c7.tar.bz2 | |
target/arm: Update arm_cpu_do_interrupt_aarch64 for VHE
When VHE is enabled, the exception level below EL2 is not EL1,
but EL0, and so to identify the entry vector offset for exceptions
targeting EL2 we need to look at the width of EL0, not of EL1.
Tested-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20200206105448.4726-37-richard.henderson@linaro.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'target/arm')
| -rw-r--r-- | target/arm/helper.c | 9 |
1 files changed, 7 insertions, 2 deletions
diff --git a/target/arm/helper.c b/target/arm/helper.c index ff2d957..7d15d5c 100644 --- a/target/arm/helper.c +++ b/target/arm/helper.c @@ -9017,14 +9017,19 @@ static void arm_cpu_do_interrupt_aarch64(CPUState *cs) * immediately lower than the target level is using AArch32 or AArch64 */ bool is_aa64; + uint64_t hcr; switch (new_el) { case 3: is_aa64 = (env->cp15.scr_el3 & SCR_RW) != 0; break; case 2: - is_aa64 = (env->cp15.hcr_el2 & HCR_RW) != 0; - break; + hcr = arm_hcr_el2_eff(env); + if ((hcr & (HCR_E2H | HCR_TGE)) != (HCR_E2H | HCR_TGE)) { + is_aa64 = (hcr & HCR_RW) != 0; + break; + } + /* fall through */ case 1: is_aa64 = is_a64(env); break; |