diff options
| author | Richard Henderson <richard.henderson@linaro.org> | 2022-06-08 19:38:54 +0100 |
|---|---|---|
| committer | Peter Maydell <peter.maydell@linaro.org> | 2022-06-08 19:38:54 +0100 |
| commit | f45ce4c35f5e0873bbbc3119eff8539610233b7e (patch) | |
| tree | 28e00c540fdb80e6ea4bafe0619ee783a4a28315 /target/arm/translate-a64.h | |
| parent | 5e79887ba67e22bfd890b72f94c482176a200fbc (diff) | |
| download | qemu-f45ce4c35f5e0873bbbc3119eff8539610233b7e.zip qemu-f45ce4c35f5e0873bbbc3119eff8539610233b7e.tar.gz qemu-f45ce4c35f5e0873bbbc3119eff8539610233b7e.tar.bz2 | |
target/arm: Rename TBFLAG_A64 ZCR_LEN to VL
With SME, the vector length does not only come from ZCR_ELx.
Comment that this is either NVL or SVL, like the pseudocode.
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20220607203306.657998-2-richard.henderson@linaro.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'target/arm/translate-a64.h')
| -rw-r--r-- | target/arm/translate-a64.h | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/target/arm/translate-a64.h b/target/arm/translate-a64.h index f2e8ee0..dbc917e 100644 --- a/target/arm/translate-a64.h +++ b/target/arm/translate-a64.h @@ -104,7 +104,7 @@ static inline TCGv_ptr vec_full_reg_ptr(DisasContext *s, int regno) /* Return the byte size of the "whole" vector register, VL / 8. */ static inline int vec_full_reg_size(DisasContext *s) { - return s->sve_len; + return s->vl; } bool disas_sve(DisasContext *, uint32_t); |