aboutsummaryrefslogtreecommitdiff
path: root/target/arm/tcg
diff options
context:
space:
mode:
authorRichard Henderson <richard.henderson@linaro.org>2023-02-24 16:55:14 -1000
committerRichard Henderson <richard.henderson@linaro.org>2023-03-05 13:44:07 -0800
commit84156ff0cfa4e0fbb3c167c855d86cb759ec22e9 (patch)
tree7f47f5e7b1a0b12b124cfcb136b91fb9c91b4a48 /target/arm/tcg
parent720923eddd7a6d0a914fb8d34ae7f657ff1abfd2 (diff)
downloadqemu-84156ff0cfa4e0fbb3c167c855d86cb759ec22e9.zip
qemu-84156ff0cfa4e0fbb3c167c855d86cb759ec22e9.tar.gz
qemu-84156ff0cfa4e0fbb3c167c855d86cb759ec22e9.tar.bz2
target/arm: Remove value_global from DisasCompare
This field was only used to avoid freeing globals. Since we no longer free any temps, this is dead. Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Diffstat (limited to 'target/arm/tcg')
-rw-r--r--target/arm/tcg/translate.c5
-rw-r--r--target/arm/tcg/translate.h1
2 files changed, 0 insertions, 6 deletions
diff --git a/target/arm/tcg/translate.c b/target/arm/tcg/translate.c
index f414a89..4828fbf 100644
--- a/target/arm/tcg/translate.c
+++ b/target/arm/tcg/translate.c
@@ -672,7 +672,6 @@ void arm_test_cc(DisasCompare *cmp, int cc)
{
TCGv_i32 value;
TCGCond cond;
- bool global = true;
switch (cc) {
case 0: /* eq: Z */
@@ -703,7 +702,6 @@ void arm_test_cc(DisasCompare *cmp, int cc)
case 9: /* ls: !C || Z -> !(C && !Z) */
cond = TCG_COND_NE;
value = tcg_temp_new_i32();
- global = false;
/* CF is 1 for C, so -CF is an all-bits-set mask for C;
ZF is non-zero for !Z; so AND the two subexpressions. */
tcg_gen_neg_i32(value, cpu_CF);
@@ -715,7 +713,6 @@ void arm_test_cc(DisasCompare *cmp, int cc)
/* Since we're only interested in the sign bit, == 0 is >= 0. */
cond = TCG_COND_GE;
value = tcg_temp_new_i32();
- global = false;
tcg_gen_xor_i32(value, cpu_VF, cpu_NF);
break;
@@ -723,7 +720,6 @@ void arm_test_cc(DisasCompare *cmp, int cc)
case 13: /* le: Z || N != V */
cond = TCG_COND_NE;
value = tcg_temp_new_i32();
- global = false;
/* (N == V) is equal to the sign bit of ~(NF ^ VF). Propagate
* the sign bit then AND with ZF to yield the result. */
tcg_gen_xor_i32(value, cpu_VF, cpu_NF);
@@ -751,7 +747,6 @@ void arm_test_cc(DisasCompare *cmp, int cc)
no_invert:
cmp->cond = cond;
cmp->value = value;
- cmp->value_global = global;
}
void arm_jump_cc(DisasCompare *cmp, TCGLabel *label)
diff --git a/target/arm/tcg/translate.h b/target/arm/tcg/translate.h
index 5c37574..853a0b8 100644
--- a/target/arm/tcg/translate.h
+++ b/target/arm/tcg/translate.h
@@ -157,7 +157,6 @@ typedef struct DisasContext {
typedef struct DisasCompare {
TCGCond cond;
TCGv_i32 value;
- bool value_global;
} DisasCompare;
/* Share the TCG temporaries common between 32 and 64 bit modes. */