diff options
author | Andrew Jones <drjones@redhat.com> | 2020-01-23 15:22:40 +0000 |
---|---|---|
committer | Peter Maydell <peter.maydell@linaro.org> | 2020-01-23 15:34:04 +0000 |
commit | 538baab245ca881e6a6ff720b5133f3ad1fcaafc (patch) | |
tree | 3f3cf86474c86f1728b10d67aab057ae7220b92b /target/arm/kvm64.c | |
parent | acab923dce385b8eccb9d4de8fd6b99bfca6628d (diff) | |
download | qemu-538baab245ca881e6a6ff720b5133f3ad1fcaafc.zip qemu-538baab245ca881e6a6ff720b5133f3ad1fcaafc.tar.gz qemu-538baab245ca881e6a6ff720b5133f3ad1fcaafc.tar.bz2 |
target/arm/arch_dump: Add SVE notes
When dumping a guest with dump-guest-memory also dump the SVE
registers if they are in use.
Signed-off-by: Andrew Jones <drjones@redhat.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20200120101832.18781-1-drjones@redhat.com
[PMM: fixed checkpatch nits]
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'target/arm/kvm64.c')
-rw-r--r-- | target/arm/kvm64.c | 24 |
1 files changed, 0 insertions, 24 deletions
diff --git a/target/arm/kvm64.c b/target/arm/kvm64.c index 876184b..e2da756 100644 --- a/target/arm/kvm64.c +++ b/target/arm/kvm64.c @@ -877,30 +877,6 @@ static int kvm_arch_put_fpsimd(CPUState *cs) } /* - * SVE registers are encoded in KVM's memory in an endianness-invariant format. - * The byte at offset i from the start of the in-memory representation contains - * the bits [(7 + 8 * i) : (8 * i)] of the register value. As this means the - * lowest offsets are stored in the lowest memory addresses, then that nearly - * matches QEMU's representation, which is to use an array of host-endian - * uint64_t's, where the lower offsets are at the lower indices. To complete - * the translation we just need to byte swap the uint64_t's on big-endian hosts. - */ -static uint64_t *sve_bswap64(uint64_t *dst, uint64_t *src, int nr) -{ -#ifdef HOST_WORDS_BIGENDIAN - int i; - - for (i = 0; i < nr; ++i) { - dst[i] = bswap64(src[i]); - } - - return dst; -#else - return src; -#endif -} - -/* * KVM SVE registers come in slices where ZREGs have a slice size of 2048 bits * and PREGS and the FFR have a slice size of 256 bits. However we simply hard * code the slice index to zero for now as it's unlikely we'll need more than |