aboutsummaryrefslogtreecommitdiff
path: root/target-sparc
diff options
context:
space:
mode:
authorCédric Le Goater <clg@kaod.org>2016-10-22 11:46:41 +0200
committerDavid Gibson <david@gibson.dropbear.id.au>2016-10-28 09:38:25 +1100
commit24ece072504b8c8b03861168d601d174a7948099 (patch)
tree1863bdf931a1db9c8d424202c73f36bda248ffd9 /target-sparc
parent967b75230b9720ea2b3ae49f38f8287026125f9f (diff)
downloadqemu-24ece072504b8c8b03861168d601d174a7948099.zip
qemu-24ece072504b8c8b03861168d601d174a7948099.tar.gz
qemu-24ece072504b8c8b03861168d601d174a7948099.tar.bz2
ppc/pnv: add XSCOM handlers to PnvCore
Now that we are using real HW ids for the cores in PowerNV chips, we can route the XSCOM accesses to them. We just need to attach a specific XSCOM memory region to each core in the appropriate window for the core number. To start with, let's install the DTS (Digital Thermal Sensor) handlers which should return 38°C for each core. Signed-off-by: Cédric Le Goater <clg@kaod.org> Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
Diffstat (limited to 'target-sparc')
0 files changed, 0 insertions, 0 deletions