aboutsummaryrefslogtreecommitdiff
path: root/target-ppc/STATUS
diff options
context:
space:
mode:
authorAlexander Graf <agraf@suse.de>2011-05-01 00:00:58 +0200
committerAlexander Graf <agraf@suse.de>2011-05-12 00:24:51 +0200
commita5858d7af064c01d9b634399b62f641386eacfcf (patch)
treed3c0b223efffa5e385193e84c63280f59993fa83 /target-ppc/STATUS
parent71afeb616534cb93d38ece73f2c4151e3ca4bc83 (diff)
downloadqemu-a5858d7af064c01d9b634399b62f641386eacfcf.zip
qemu-a5858d7af064c01d9b634399b62f641386eacfcf.tar.gz
qemu-a5858d7af064c01d9b634399b62f641386eacfcf.tar.bz2
PPC: Add another 64 bits to instruction feature mask
To enable quick runtime detection of instruction groups to the currently selected CPU emulation, we have a feature mask of what exactly the respective instruction supports. This feature mask is 64 bits long and we just successfully exceeded those 64 bits. To add more features, we need to think of something. The easiest solution that came to my mind was to simply add another 64 bits that we can also match on. Since the comparison is only done on start of the qemu process to generate an internal opcode calling table, we should be fine on any performance penalties here. Signed-off-by: Alexander Graf <agraf@suse.de>
Diffstat (limited to 'target-ppc/STATUS')
0 files changed, 0 insertions, 0 deletions