aboutsummaryrefslogtreecommitdiff
path: root/target-mips
diff options
context:
space:
mode:
authorStefan Weil <weil@mail.berlios.de>2011-04-28 17:20:35 +0200
committerStefan Hajnoczi <stefanha@linux.vnet.ibm.com>2011-05-08 10:02:17 +0100
commitff2712ba8938afe204dcbb0b50036b36fe057c42 (patch)
treea92d58b6848cc19a92171ad152c7f9795fe42b4c /target-mips
parent0cf818c476ae00e498091b1bdb72aac8faa003b0 (diff)
downloadqemu-ff2712ba8938afe204dcbb0b50036b36fe057c42.zip
qemu-ff2712ba8938afe204dcbb0b50036b36fe057c42.tar.gz
qemu-ff2712ba8938afe204dcbb0b50036b36fe057c42.tar.bz2
Fix typos in comments (interupt -> interrupt)
Signed-off-by: Stefan Weil <weil@mail.berlios.de> Signed-off-by: Stefan Hajnoczi <stefanha@linux.vnet.ibm.com>
Diffstat (limited to 'target-mips')
-rw-r--r--target-mips/translate_init.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/target-mips/translate_init.c b/target-mips/translate_init.c
index 8d9b5b9..d55c522 100644
--- a/target-mips/translate_init.c
+++ b/target-mips/translate_init.c
@@ -38,7 +38,7 @@
((1 << CP0C2_M))
/* No config4, no DSP ASE, no large physaddr (PABITS),
- no external interrupt controller, no vectored interupts,
+ no external interrupt controller, no vectored interrupts,
no 1kb pages, no SmartMIPS ASE, no trace logic */
#define MIPS_CONFIG3 \
((0 << CP0C3_M) | (0 << CP0C3_DSPP) | (0 << CP0C3_LPA) | \