diff options
| author | ths <ths@c046a42c-6fe2-441c-8c8c-71466251a162> | 2007-11-08 18:05:37 +0000 |
|---|---|---|
| committer | ths <ths@c046a42c-6fe2-441c-8c8c-71466251a162> | 2007-11-08 18:05:37 +0000 |
| commit | d26bc2118e99702eb8c1bb240786bcadd7fa21ac (patch) | |
| tree | 2d3523234b61325aff6bf5eb857a67a5fddaeb97 /target-mips/translate_init.c | |
| parent | 5850586c072456e6f007096ea8a489c97118f8f1 (diff) | |
| download | qemu-d26bc2118e99702eb8c1bb240786bcadd7fa21ac.zip qemu-d26bc2118e99702eb8c1bb240786bcadd7fa21ac.tar.gz qemu-d26bc2118e99702eb8c1bb240786bcadd7fa21ac.tar.bz2 | |
Clean out the N32 macros from target-mips, and introduce MIPS ABI specific
defines for linux-user.
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@3556 c046a42c-6fe2-441c-8c8c-71466251a162
Diffstat (limited to 'target-mips/translate_init.c')
| -rw-r--r-- | target-mips/translate_init.c | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/target-mips/translate_init.c b/target-mips/translate_init.c index 997858a..1302b76 100644 --- a/target-mips/translate_init.c +++ b/target-mips/translate_init.c @@ -201,7 +201,7 @@ static mips_def_t mips_defs[] = (0x3fe << CP0SRSC4_SRS14) | (0x3fe << CP0SRSC4_SRS13), .insn_flags = CPU_MIPS32R2 | ASE_MIPS16 | ASE_DSP | ASE_MT, }, -#if defined(TARGET_MIPSN32) || defined(TARGET_MIPS64) +#if defined(TARGET_MIPS64) { .name = "R4000", .CP0_PRid = 0x00000400, @@ -437,7 +437,7 @@ int cpu_mips_register (CPUMIPSState *env, mips_def_t *def) env->CP0_Status_rw_bitmask = def->CP0_Status_rw_bitmask; env->CP0_TCStatus_rw_bitmask = def->CP0_TCStatus_rw_bitmask; env->CP0_SRSCtl = def->CP0_SRSCtl; -#if defined(TARGET_MIPSN32) || defined(TARGET_MIPS64) +#if defined(TARGET_MIPS64) if (def->insn_flags & ISA_MIPS3) { env->hflags |= MIPS_HFLAG_64; |