diff options
author | Andreas Färber <afaerber@suse.de> | 2012-03-14 01:38:22 +0100 |
---|---|---|
committer | Andreas Färber <afaerber@suse.de> | 2012-03-14 22:20:25 +0100 |
commit | 2b3e3cfe841d213297c0fd7845952d32e8b229d2 (patch) | |
tree | 4aa2581fb55425c80b7af345d9dd730ea84a097c /target-m68k/translate.c | |
parent | 6393c08de23548be82d53ad462ed5acad107da1f (diff) | |
download | qemu-2b3e3cfe841d213297c0fd7845952d32e8b229d2.zip qemu-2b3e3cfe841d213297c0fd7845952d32e8b229d2.tar.gz qemu-2b3e3cfe841d213297c0fd7845952d32e8b229d2.tar.bz2 |
target-m68k: Don't overuse CPUState
Scripted conversion:
sed -i "s/CPUState/CPUM68KState/g" target-m68k/*.[hc]
sed -i "s/#define CPUM68KState/#define CPUState/" target-m68k/cpu.h
Signed-off-by: Andreas Färber <afaerber@suse.de>
Acked-by: Anthony Liguori <aliguori@us.ibm.com>
Diffstat (limited to 'target-m68k/translate.c')
-rw-r--r-- | target-m68k/translate.c | 16 |
1 files changed, 8 insertions, 8 deletions
diff --git a/target-m68k/translate.c b/target-m68k/translate.c index 2bdd9dd..9fc1e31 100644 --- a/target-m68k/translate.c +++ b/target-m68k/translate.c @@ -68,8 +68,8 @@ void m68k_tcg_init(void) char *p; int i; -#define DEFO32(name, offset) QREG_##name = tcg_global_mem_new_i32(TCG_AREG0, offsetof(CPUState, offset), #name); -#define DEFO64(name, offset) QREG_##name = tcg_global_mem_new_i64(TCG_AREG0, offsetof(CPUState, offset), #name); +#define DEFO32(name, offset) QREG_##name = tcg_global_mem_new_i32(TCG_AREG0, offsetof(CPUM68KState, offset), #name); +#define DEFO64(name, offset) QREG_##name = tcg_global_mem_new_i64(TCG_AREG0, offsetof(CPUM68KState, offset), #name); #define DEFF64(name, offset) DEFO64(name, offset) #include "qregs.def" #undef DEFO32 @@ -2937,7 +2937,7 @@ void register_m68k_insns (CPUM68KState *env) /* ??? Some of this implementation is not exception safe. We should always write back the result to memory before setting the condition codes. */ -static void disas_m68k_insn(CPUState * env, DisasContext *s) +static void disas_m68k_insn(CPUM68KState * env, DisasContext *s) { uint16_t insn; @@ -2949,7 +2949,7 @@ static void disas_m68k_insn(CPUState * env, DisasContext *s) /* generate intermediate code for basic block 'tb'. */ static inline void -gen_intermediate_code_internal(CPUState *env, TranslationBlock *tb, +gen_intermediate_code_internal(CPUM68KState *env, TranslationBlock *tb, int search_pc) { DisasContext dc1, *dc = &dc1; @@ -3072,17 +3072,17 @@ gen_intermediate_code_internal(CPUState *env, TranslationBlock *tb, //expand_target_qops(); } -void gen_intermediate_code(CPUState *env, TranslationBlock *tb) +void gen_intermediate_code(CPUM68KState *env, TranslationBlock *tb) { gen_intermediate_code_internal(env, tb, 0); } -void gen_intermediate_code_pc(CPUState *env, TranslationBlock *tb) +void gen_intermediate_code_pc(CPUM68KState *env, TranslationBlock *tb) { gen_intermediate_code_internal(env, tb, 1); } -void cpu_dump_state(CPUState *env, FILE *f, fprintf_function cpu_fprintf, +void cpu_dump_state(CPUM68KState *env, FILE *f, fprintf_function cpu_fprintf, int flags) { int i; @@ -3103,7 +3103,7 @@ void cpu_dump_state(CPUState *env, FILE *f, fprintf_function cpu_fprintf, cpu_fprintf (f, "FPRESULT = %12g\n", *(double *)&env->fp_result); } -void restore_state_to_opc(CPUState *env, TranslationBlock *tb, int pc_pos) +void restore_state_to_opc(CPUM68KState *env, TranslationBlock *tb, int pc_pos) { env->pc = gen_opc_pc[pc_pos]; } |