diff options
author | Leon Alrae <leon.alrae@imgtec.com> | 2016-03-15 09:59:33 +0000 |
---|---|---|
committer | Leon Alrae <leon.alrae@imgtec.com> | 2016-03-30 09:13:59 +0100 |
commit | dc520a7dee0a9307e844eb6c5d4b21482bf52fcd (patch) | |
tree | 631041c0e4e82fcd55f2493bca48aa2278b60758 /target-cris/mmu.c | |
parent | cc518af0b2df156b68551cb1585a9db17c2b0084 (diff) | |
download | qemu-dc520a7dee0a9307e844eb6c5d4b21482bf52fcd.zip qemu-dc520a7dee0a9307e844eb6c5d4b21482bf52fcd.tar.gz qemu-dc520a7dee0a9307e844eb6c5d4b21482bf52fcd.tar.bz2 |
hw/mips_malta: remove redundant irq and clock init
Global smp_cpus is never zero (even if user provides -smp 0), thus clocks
and irqs are always initialized for each created CPU in the loop at the
beginning of mips_malta_init.
These two lines cause a leak of already allocated timer and irqs for the
first CPU - remove them.
Signed-off-by: Leon Alrae <leon.alrae@imgtec.com>
Diffstat (limited to 'target-cris/mmu.c')
0 files changed, 0 insertions, 0 deletions