aboutsummaryrefslogtreecommitdiff
path: root/target-arm/cpu.h
diff options
context:
space:
mode:
authorPeter Maydell <peter.maydell@linaro.org>2014-04-15 19:18:48 +0100
committerPeter Maydell <peter.maydell@linaro.org>2014-04-17 21:34:06 +0100
commit19525524a755a98f72b80c92c4f6bdeea3002da5 (patch)
tree3c5c7f0f62b438acac3d4cbc143c7707c1b33c76 /target-arm/cpu.h
parentf32cdad55de242a23aae9842cdb659e6de116352 (diff)
downloadqemu-19525524a755a98f72b80c92c4f6bdeea3002da5.zip
qemu-19525524a755a98f72b80c92c4f6bdeea3002da5.tar.gz
qemu-19525524a755a98f72b80c92c4f6bdeea3002da5.tar.bz2
target-arm: Implement AArch64 address translation operations
Implement the AArch64 address translation operations. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com>
Diffstat (limited to 'target-arm/cpu.h')
-rw-r--r--target-arm/cpu.h3
1 files changed, 1 insertions, 2 deletions
diff --git a/target-arm/cpu.h b/target-arm/cpu.h
index d0f42fd..bebb333 100644
--- a/target-arm/cpu.h
+++ b/target-arm/cpu.h
@@ -188,8 +188,7 @@ typedef struct CPUARMState {
uint64_t esr_el1;
uint32_t c6_region[8]; /* MPU base/size registers. */
uint64_t far_el1; /* Fault address registers. */
- uint32_t c7_par; /* Translation result. */
- uint32_t c7_par_hi; /* Translation result, high 32 bits */
+ uint64_t par_el1; /* Translation result. */
uint32_t c9_insn; /* Cache lockdown registers. */
uint32_t c9_data;
uint32_t c9_pmcr; /* performance monitor control register */