aboutsummaryrefslogtreecommitdiff
path: root/scripts/tracetool/backend/simple.py
diff options
context:
space:
mode:
authorZhao Liu <zhao1.liu@intel.com>2025-07-11 18:21:37 +0800
committerPaolo Bonzini <pbonzini@redhat.com>2025-07-12 15:28:21 +0200
commitdcec3c18f9daed23bfb38786edfbd2c0c6ee71c6 (patch)
tree0caa346a9931cdfb7c8628b83b2dc2bef81ab5ea /scripts/tracetool/backend/simple.py
parenta9b6cca2df62ab3b0ba03edb3229a0eda385f65b (diff)
downloadqemu-dcec3c18f9daed23bfb38786edfbd2c0c6ee71c6.zip
qemu-dcec3c18f9daed23bfb38786edfbd2c0c6ee71c6.tar.gz
qemu-dcec3c18f9daed23bfb38786edfbd2c0c6ee71c6.tar.bz2
i386/cpu: Add legacy_amd_cache_info cache model
Based on legacy_l1d_cachei_amd, legacy_l1i_cache_amd, legacy_l2_cache_amd and legacy_l3_cache, build a complete legacy AMD cache model, which can clarify the purpose of these trivial legacy cache models, simplify the initialization of cache info in X86CPUState, and make it easier to handle compatibility later. Reviewed-by: Dapeng Mi <dapeng1.mi@linux.intel.com> Tested-by: Yi Lai <yi1.lai@intel.com> Signed-off-by: Zhao Liu <zhao1.liu@intel.com> Link: https://lore.kernel.org/r/20250711102143.1622339-13-zhao1.liu@intel.com Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
Diffstat (limited to 'scripts/tracetool/backend/simple.py')
0 files changed, 0 insertions, 0 deletions