aboutsummaryrefslogtreecommitdiff
path: root/memory_ldst.c.inc
diff options
context:
space:
mode:
authorPeter Maydell <peter.maydell@linaro.org>2022-04-08 15:15:32 +0100
committerPeter Maydell <peter.maydell@linaro.org>2022-04-22 14:44:52 +0100
commit641be69745c49d3c35efb62ee41d21d701b210ba (patch)
tree3ab42b0ff9e8bfe524b4ba1d00c1149231fc3127 /memory_ldst.c.inc
parentae3b3ba15c73320f75c121b08266a25a9e5d4edb (diff)
downloadqemu-641be69745c49d3c35efb62ee41d21d701b210ba.zip
qemu-641be69745c49d3c35efb62ee41d21d701b210ba.tar.gz
qemu-641be69745c49d3c35efb62ee41d21d701b210ba.tar.bz2
hw/intc/arm_gicv3: Implement new GICv4 redistributor registers
Implement the new GICv4 redistributor registers: GICR_VPROPBASER and GICR_VPENDBASER; for the moment we implement these as simple reads-as-written stubs, together with the necessary migration and reset handling. We don't put ID-register checks on the handling of these registers, because they are all in the only-in-v4 extra register frames, so they're not accessible in a GICv3. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20220408141550.1271295-24-peter.maydell@linaro.org
Diffstat (limited to 'memory_ldst.c.inc')
0 files changed, 0 insertions, 0 deletions