aboutsummaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
authorPeter Maydell <peter.maydell@linaro.org>2022-04-04 16:46:41 +0100
committerPeter Maydell <peter.maydell@linaro.org>2022-04-21 11:37:03 +0100
commit2bd84b6818c790508a65ec34e268295c3cb9315f (patch)
tree3b8b7732ab4f859e393dffddece7bcf88686fcaf /include
parentd6ccfc7e6734383926fccfdb92df238761cb9423 (diff)
downloadqemu-2bd84b6818c790508a65ec34e268295c3cb9315f.zip
qemu-2bd84b6818c790508a65ec34e268295c3cb9315f.tar.gz
qemu-2bd84b6818c790508a65ec34e268295c3cb9315f.tar.bz2
hw/arm/exynos4210: Use TYPE_OR_IRQ instead of custom OR-gate device
The Exynos4210 SoC device currently uses a custom device "exynos4210.irq_gate" to model the OR gate that feeds each CPU's IRQ line. We have a standard TYPE_OR_IRQ device for this now, so use that instead. (This is a migration compatibility break, but that is OK for this machine type.) Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20220404154658.565020-2-peter.maydell@linaro.org
Diffstat (limited to 'include')
-rw-r--r--include/hw/arm/exynos4210.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/include/hw/arm/exynos4210.h b/include/hw/arm/exynos4210.h
index 60b9e12..3999034 100644
--- a/include/hw/arm/exynos4210.h
+++ b/include/hw/arm/exynos4210.h
@@ -102,6 +102,7 @@ struct Exynos4210State {
MemoryRegion bootreg_mem;
I2CBus *i2c_if[EXYNOS4210_I2C_NUMBER];
qemu_or_irq pl330_irq_orgate[EXYNOS4210_NUM_DMA];
+ qemu_or_irq cpu_irq_orgate[EXYNOS4210_NCPUS];
};
#define TYPE_EXYNOS4210_SOC "exynos4210"