aboutsummaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
authorCédric Le Goater <clg@kaod.org>2018-06-15 17:25:33 +0200
committerDavid Gibson <david@gibson.dropbear.id.au>2018-06-21 21:22:53 +1000
commitd35aefa9ae150a8a5943ca3d9102020a5382de0b (patch)
treee6f7525c733e98ca5c6ff39efbf9d2c420929df2 /include
parent46012db666990ff2eed1d3dc199ab8006439a93b (diff)
downloadqemu-d35aefa9ae150a8a5943ca3d9102020a5382de0b.zip
qemu-d35aefa9ae150a8a5943ca3d9102020a5382de0b.tar.gz
qemu-d35aefa9ae150a8a5943ca3d9102020a5382de0b.tar.bz2
ppc/pnv: introduce a new intc_create() operation to the chip model
On Power9, the thread interrupt presenter has a different type and is linked to the chip owning the cores. Signed-off-by: Cédric Le Goater <clg@kaod.org> Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
Diffstat (limited to 'include')
-rw-r--r--include/hw/ppc/pnv.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/include/hw/ppc/pnv.h b/include/hw/ppc/pnv.h
index 9075924..e934e84 100644
--- a/include/hw/ppc/pnv.h
+++ b/include/hw/ppc/pnv.h
@@ -76,6 +76,7 @@ typedef struct PnvChipClass {
hwaddr xscom_base;
uint32_t (*core_pir)(PnvChip *chip, uint32_t core_id);
+ Object *(*intc_create)(PnvChip *chip, Object *child, Error **errp);
} PnvChipClass;
#define PNV_CHIP_TYPE_SUFFIX "-" TYPE_PNV_CHIP